{"payload":{"header_redesign_enabled":false,"results":[{"id":"498714649","archived":false,"color":"#b2b7f8","followers":14,"has_funding_file":false,"hl_name":"2catycm/SUSTech-CS202_214-Computer_Organization-Project","hl_trunc_description":"This is the mirror for gitee in github for project assignment of cs202 / 214 Computer Organization course of Southern University of Scien…","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":498714649,"name":"SUSTech-CS202_214-Computer_Organization-Project","owner_id":41530341,"owner_login":"2catycm","updated_at":"2022-06-06T15:20:01.978Z","has_issues":true}},"sponsorable":false,"topics":["cpu","mips","digital-logic","computer-organization-and-design","sustech-course-code"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":53,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253A2catycm%252FSUSTech-CS202_214-Computer_Organization-Project%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/2catycm/SUSTech-CS202_214-Computer_Organization-Project/star":{"post":"dnwg6EXfZij_nbsMPw3bR_LSTx7wTJTRWyD0Q24YA5p8cFgEf4qz9HBXwuu4URKsQRxq6Xk5O9hyWgs5Q_yJwA"},"/2catycm/SUSTech-CS202_214-Computer_Organization-Project/unstar":{"post":"aaoJ5yv8GRknvISGg-2-PcY6o5MTHf96b7nexVAEFiFcSsdfe8_ly3TCMqTZmv7m6E9k3GGDRHxLKOCGAnEbgw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"yIDEil5d-5q0iSwXJ1mYkelr3jIYZcP6yi5o7hFEoXkmmt7iUHdjYRzPkQ-MDn560lbqFb3Z718SjscsFlz1YA"}}},"title":"Repository search results"}