Multipliers implemented in verilog along with synthesis and routing.
-
Notifications
You must be signed in to change notification settings - Fork 0
⚡This project aims to implement 6 different multipliers including the radix-4 booth multiplier, a multiplier tree, floating-point multiplier and more.. in verilog as well as synthesize each one on Oasys with appropriate scripts and finally route the complete design on Nitro to obtain its layout. DRC and LVS checks were also made for floating-point.
License
AbdelrahmanHamdyy/VLSI-Multipliers
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
⚡This project aims to implement 6 different multipliers including the radix-4 booth multiplier, a multiplier tree, floating-point multiplier and more.. in verilog as well as synthesize each one on Oasys with appropriate scripts and finally route the complete design on Nitro to obtain its layout. DRC and LVS checks were also made for floating-point.
Topics
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published