Built using VHDL in Intel's Altera Quartus Software and ModelSim was used for the Simulation.
The test program takes around 400 Cycles to hit SYSCALL and terminate.
-
Notifications
You must be signed in to change notification settings - Fork 0
AbduJama/MIPS_CPU
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
MIPS CPU Implementation using VHDL
Topics
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published