Skip to content

Latest commit

 

History

History
5 lines (3 loc) · 178 Bytes

README.md

File metadata and controls

5 lines (3 loc) · 178 Bytes

MIPS_CPU

Built using VHDL in Intel's Altera Quartus Software and ModelSim was used for the Simulation.

The test program takes around 400 Cycles to hit SYSCALL and terminate.