{"payload":{"header_redesign_enabled":false,"results":[{"id":"610731648","archived":false,"color":"#DAE1C2","followers":1,"has_funding_file":false,"hl_name":"DOUDIU/AVS3-RDOQ","hl_trunc_description":"This work presents the RTL design from our paper published in the journal TCSVT: 'Parallelized RDOQ Algorithm and Fully Pipelined Hardwar…","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":610731648,"name":"AVS3-RDOQ","owner_id":64979842,"owner_login":"DOUDIU","updated_at":"2024-07-13T07:30:02.723Z","has_issues":true}},"sponsorable":false,"topics":["hardware","video-codec","avs3","rdoq"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":107,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253ADOUDIU%252FAVS3-RDOQ%2B%2Blanguage%253ASystemVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/DOUDIU/AVS3-RDOQ/star":{"post":"1bfJlg0qlkugdKsWoy17X2T43lAhZjl621WPC_BLm9SIpR12U7z0TGjsva_bNlFhZXbj7E17nkDpDiHl8Va5aQ"},"/DOUDIU/AVS3-RDOQ/unstar":{"post":"K1llpB6hC2DaqlfbhAXcv9AeDZ9tEEcPXRdFfLejYYfW2obVdnHQJ2eVPv3Q1EhSh-7ZDJi2Mkq1vGXZlrkHZQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"Nl7OH5JQdUTtphdzJ8dyBYiBt03jNsaBJt3P3IZudmhgrGp4jKqiarXR6YUACiHdjD5WS4kO3Rabij0UyJaXkw"}}},"title":"Repository search results"}