- Icarus Verilog
- GTKWave (Optional)
make # Build all
make test # Build all and run test-bench
# Build all, run test-bench, and open test waveform in GTKWave
make test && gtkwave ./wave.vcd
make clean # Clean all build artifacts-
Notifications
You must be signed in to change notification settings - Fork 0
☀️ Icarus Verilog Test-bench Template
License
Fuwn/iverilog-test-bench
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
☀️ Icarus Verilog Test-bench Template