Phase 3

RISC-V Simulator phase 3 completed. Now, it supports cache implementation also.

Phase 2

RISC-V Simulator phase 2 completed. It supports pipelined execution also.

Phase 1

RISC-V Simulator phase 1 completed. It supports single-cycle execution.