{"payload":{"header_redesign_enabled":false,"results":[{"id":"719323329","archived":true,"color":"#b2b7f8","followers":6,"has_funding_file":true,"hl_name":"JN513/riscv-isa-ci","hl_trunc_description":"CI/CD for RISC-V Cores","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":719323329,"name":"riscv-isa-ci","owner_id":43478884,"owner_login":"JN513","updated_at":"2023-12-11T23:14:00.700Z","has_issues":true}},"sponsorable":true,"topics":["hardware","eda","ci-cd","riscv","verilog","cicd","verilog-hdl","risc-v","litex"],"type":"Public archive","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":67,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AJN513%252Friscv-isa-ci%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/JN513/riscv-isa-ci/star":{"post":"NEzorszhR64j5OMGyHkcEIPxmuookDp9nnUVgCS39BzlLOoNDzceMSsqd3boRZqFt3f-pAEsh0vzUvxZnzglbw"},"/JN513/riscv-isa-ci/unstar":{"post":"wkY3FNPsAZt3-ja-1QXkA2Q3qfUwhhV6x3BeSp8E6BS11K_Cl5AODNn556a5P8SZSY_EDBuwWxWECUqsMJPm4Q"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"bVaU63PtT6gPhl342XTCjnWpRDK-CjudHVJHFUQB_28ee-J1gkQu8hl_jtbmFlhEy5YLEAHeEjHgQBlxn7P9Bw"}}},"title":"Repository search results"}