Joy-V is my from scratch written rv32im CPU in verilog. It tries to be simple and understandable while still being one cycle design. Any extensions to the base rv32i base will be added as modules.
-
Notifications
You must be signed in to change notification settings - Fork 0
Joy-V rv32im CPU in verilog
License
JoyBed/joyv
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
Joy-V rv32im CPU in verilog
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published