Add commented out Static code

JuliaSIMD · Aug 11, 2021 · bc0f5bd · bc0f5bd · chriselrod · Aug 11, 2021
1 parent 1e3ffb5
commit bc0f5bd
Show file tree

Hide file tree

Showing 2 changed files with 6 additions and 0 deletions.
diff --git a/src/SIMDTypes.jl b/src/SIMDTypes.jl
@@ -1,12 +1,15 @@
 module SIMDTypes
 
+# using Static: StaticInt
+
 struct Bit; data::Bool; end # Dummy for Ptr
 # @inline Base.convert(::Type{Bool}, b::Bit) = getfield(b, :data)
 
 const FloatingTypes = Union{Float16,Float32,Float64}
 const SignedHW = Union{Int8,Int16,Int32,Int64}
 const UnsignedHW = Union{UInt8,UInt16,UInt32,UInt64}
 const IntegerTypesHW = Union{SignedHW,UnsignedHW}
+# const IntegerTypes = Union{StaticInt,IntegerTypesHW}
 
 const NativeTypesExceptBitandFloat16 = Union{Bool,Base.HWReal}
 const NativeTypesExceptBit = Union{Bool,Base.HWReal,Float16}

diff --git a/test/runtests.jl b/test/runtests.jl
@@ -15,10 +15,13 @@ using Test
   @test 1f0 isa SIMDTypes.NativeTypesExceptBitandFloat16
 
   @test 1.3 isa SIMDTypes.FloatingTypes
+  # @test !(1.3 isa SIMDTypes.IntegerTypes)
   @test !(1.3 isa SIMDTypes.IntegerTypesHW)
+  # @test 1 isa SIMDTypes.IntegerTypes
   @test 1 isa SIMDTypes.SignedHW
   @test !(1 isa SIMDTypes.UnsignedHW)
   @test 1 isa SIMDTypes.IntegerTypesHW
+  # @test one(UInt) isa SIMDTypes.IntegerTypes
   @test !(one(UInt) isa SIMDTypes.SignedHW)
   @test one(UInt) isa SIMDTypes.UnsignedHW
   @test one(UInt) isa SIMDTypes.IntegerTypesHW