Skip to content

Connecting the parts and running the synthesis for Terasic DE0 CV board with Altera Cyclone V FPGA

Jump to bottom Edit New page
Yuri Panchul edited this page Jan 1, 2016 · 3 revisions

Information about GPIO pin assignment:

MIPSfpga EJTAG pin connections

Add a custom footer
Add a custom sidebar
Clone this wiki locally