Computer-Archit-Project Computer Architure Project Spring 2017 Parallel (2 procs) and Sequential Matrix-Multiplier in Verilog