The design and the implementation of this RV32I ISA was the subject of my Integrated Master's Degree Thesis at Computer Science and Engineering (University of Ioannina). The project began at mid-January and finished at June of the same year (2019). My work was supervised by professor Aristides Efthymiou.