Skip to content

Actions: OpenXiangShan/riscv-isa-sim

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
86 workflow runs
86 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

feat(dbltrp): support full dbltrp extension in spike (#54) CI for difftest #80: Commit ed214d6 pushed by lewislzh
November 13, 2024 10:19 5m 40s difftest
difftest
November 13, 2024 10:19 5m 40s
feat(dbltrp): support full dbltrp extension in spike CI for difftest #79: Pull request #54 synchronize by lewislzh
November 13, 2024 10:08 5m 21s fix-dbltrp
fix-dbltrp
November 13, 2024 10:08 5m 21s
feat(diff): support Sstc extension and set csr init (#55) CI for difftest #78: Commit 5f8a8b3 pushed by lewislzh
November 13, 2024 10:07 5m 20s difftest
difftest
November 13, 2024 10:07 5m 20s
feat(dbltrp): support full dbltrp extension in spike CI for difftest #77: Pull request #54 synchronize by lewislzh
November 13, 2024 09:25 5m 31s fix-dbltrp
fix-dbltrp
November 13, 2024 09:25 5m 31s
feat(dbltrp): support full dbltrp extension in spike CI for difftest #76: Pull request #54 synchronize by lewislzh
November 13, 2024 09:08 5m 34s fix-dbltrp
fix-dbltrp
November 13, 2024 09:08 5m 34s
feat(diff): support Sstc extension and set csr init CI for difftest #75: Pull request #55 opened by sinceforYy
November 13, 2024 07:36 5m 28s sinceforYy:fix-sstc
sinceforYy:fix-sstc
November 13, 2024 07:36 5m 28s
feat(dbltrp): support full dbltrp extension in spike CI for difftest #74: Pull request #54 opened by lewislzh
November 13, 2024 05:16 5m 29s fix-dbltrp
fix-dbltrp
November 13, 2024 05:16 5m 29s
feat(zvfh,zfh): add F16 support CI for difftest #73: Commit 37bfda6 pushed by huxuan0307
November 8, 2024 07:48 5m 17s difftest
difftest
November 8, 2024 07:48 5m 17s
feat(zvfh,zfh): add F16 support CI for difftest #72: Pull request #53 opened by HeiHuDie
November 6, 2024 09:52 5m 26s f16
f16
November 6, 2024 09:52 5m 26s
fix(mip): update mip.mtip when mtime > mtimecmp in CPU_XIANGSHAN CI for difftest #71: Commit 4a9d068 pushed by huxuan0307
November 4, 2024 09:25 5m 22s difftest
difftest
November 4, 2024 09:25 5m 22s
fix(sc): mcontrol6 addr trigger still match and fire for failed sc. CI for difftest #70: Commit 74f254c pushed by huxuan0307
October 31, 2024 07:04 5m 42s difftest
difftest
October 31, 2024 07:04 5m 42s
fix(sc): mcontrol6 addr trigger still match and fire for failed sc. CI for difftest #69: Pull request #52 opened by NewPaulWalker
October 29, 2024 10:00 5m 19s NewPaulWalker:fix-sc
NewPaulWalker:fix-sc
October 29, 2024 10:00 5m 19s
fix(mip): update mip.mtip when mtime > mtimecmp in CPU_XIANGSHAN CI for difftest #68: Pull request #50 synchronize by sinceforYy
October 29, 2024 08:45 5m 45s sinceforYy:fix-mip
sinceforYy:fix-mip
October 29, 2024 08:45 5m 45s
fix(mip): update mip.mtip when mtime > mtimecmp in CPU_XIANGSHAN CI for difftest #67: Pull request #50 synchronize by sinceforYy
October 29, 2024 08:43 5m 29s sinceforYy:fix-mip
sinceforYy:fix-mip
October 29, 2024 08:43 5m 29s
fix(icount): place the read before the return of the detect_icount_ma… CI for difftest #66: Commit c0b18d3 pushed by huxuan0307
October 28, 2024 10:33 5m 28s difftest
difftest
October 28, 2024 10:33 5m 28s
fix(tdata1): CPU_XIANGSHAN do not implement hit bit in tdata1. CI for difftest #65: Commit 54bc809 pushed by huxuan0307
October 28, 2024 10:31 5m 54s difftest
difftest
October 28, 2024 10:31 5m 54s
fix(Makefile): Increase maxdepth for finding .h files. CI for difftest #64: Commit 72d4428 pushed by huxuan0307
October 28, 2024 10:31 5m 19s difftest
difftest
October 28, 2024 10:31 5m 19s
fix(rva, trigger): For rva instr, raise BP from trigger prior to misa… CI for difftest #63: Commit 1cb318f pushed by huxuan0307
October 28, 2024 10:28 5m 33s difftest
difftest
October 28, 2024 10:28 5m 33s
fix(icount): place the read before the return of the caller. CI for difftest #62: Pull request #51 opened by NewPaulWalker
October 28, 2024 10:16 5m 24s NewPaulWalker:trigger-pro
NewPaulWalker:trigger-pro
October 28, 2024 10:16 5m 24s
fix(mip): update mip.mtip when mtime > mtimecmp in CPU_XIANGSHAN CI for difftest #61: Pull request #50 opened by sinceforYy
October 28, 2024 09:59 5m 25s sinceforYy:fix-mip
sinceforYy:fix-mip
October 28, 2024 09:59 5m 25s
fix(tdata1): CPU_XIANGSHAN do not implement hit bit in tdata1. CI for difftest #60: Pull request #49 opened by NewPaulWalker
October 28, 2024 09:51 5m 23s NewPaulWalker:fix-hit
NewPaulWalker:fix-hit
October 28, 2024 09:51 5m 23s
fix(rva, trigger): BP from trigger should be raised first, rather than misaligned. CI for difftest #59: Pull request #47 synchronize by NewPaulWalker
October 28, 2024 09:35 5m 43s NewPaulWalker:fix-rva-trigger
NewPaulWalker:fix-rva-trigger
October 28, 2024 09:35 5m 43s
fix(Makefile): Increase maxdepth for finding .h files. CI for difftest #58: Pull request #48 opened by NewPaulWalker
October 28, 2024 09:26 5m 27s NewPaulWalker:fix-makefile
NewPaulWalker:fix-makefile
October 28, 2024 09:26 5m 27s
fix(rva, trigger): BP from trigger should be raised first, rather than misaligned. CI for difftest #57: Pull request #47 synchronize by NewPaulWalker
October 21, 2024 10:16 5m 23s NewPaulWalker:fix-rva-trigger
NewPaulWalker:fix-rva-trigger
October 21, 2024 10:16 5m 23s
fix(rva, trigger): BP from trigger should be raised first, rather than misaligned. CI for difftest #56: Pull request #47 opened by NewPaulWalker
October 21, 2024 06:39 5m 13s NewPaulWalker:fix-rva-trigger
NewPaulWalker:fix-rva-trigger
October 21, 2024 06:39 5m 13s