Skip to content

In the repository I have implemented a ALU with Finite State machine with VHDL and Xilinx ISE 14.7 application. Also a BCD to seven segment have been implemented for input and output digits.

Notifications You must be signed in to change notification settings

PARSA-MHMDI/ALU

About

In the repository I have implemented a ALU with Finite State machine with VHDL and Xilinx ISE 14.7 application. Also a BCD to seven segment have been implemented for input and output digits.

Topics

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages