forked from Dangkeys/VHDL_CHESS_Project
-
Notifications
You must be signed in to change notification settings - Fork 0
/
chess_module.bld
43 lines (31 loc) · 1.41 KB
/
chess_module.bld
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
Release 14.7 ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.
Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -intstyle
ise -dd _ngo -sd ipcore_dir -nt timestamp -uc chess_module_pin.ucf -p
xc6slx9-tqg144-3 chess_module.ngc chess_module.ngd
Reading NGO file "/home/ise/Shared/VHDL_CHESS_Project/chess_module.ngc" ...
Gathering constraint information from source properties...
Done.
Annotating constraints to design from ucf file "chess_module_pin.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
'TS_sys_clk_pin', was traced into DCM_SP instance clk_gen_inst/dcm_sp_inst.
The following new TNM groups and period specifications were generated at the
DCM_SP output(s):
CLKFX: <TIMESPEC TS_clk_gen_inst_clkfx = PERIOD "clk_gen_inst_clkfx"
TS_sys_clk_pin / 5 HIGH 50%>
Done...
Checking expanded design ...
Partition Implementation Status
-------------------------------
No Partitions were found in this design.
-------------------------------
NGDBUILD Design Results Summary:
Number of errors: 0
Number of warnings: 0
Total memory usage is 505224 kilobytes
Writing NGD file "chess_module.ngd" ...
Total REAL time to NGDBUILD completion: 1 sec
Total CPU time to NGDBUILD completion: 1 sec
Writing NGDBUILD log file "chess_module.bld"...