{"payload":{"header_redesign_enabled":false,"results":[{"id":"304285963","archived":false,"color":"#adb2cb","followers":1,"has_funding_file":false,"hl_name":"SDibla/VHDL-DLX_ALU","hl_trunc_description":"ALU is the core of all operations, it elaborate two operands and performs logical and arithmetic operations based on the instruction pass…","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":304285963,"name":"VHDL-DLX_ALU","owner_id":57594595,"owner_login":"SDibla","updated_at":"2021-05-19T09:46:07.993Z","has_issues":true}},"sponsorable":false,"topics":["vhdl","overflow","t2","alu","comparator","adder","dlx","p4","shifter","logical-operators"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":47,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253ASDibla%252FVHDL-DLX_ALU%2B%2Blanguage%253AVHDL","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/SDibla/VHDL-DLX_ALU/star":{"post":"qa3f5R2UrcIYSV7Kt0YcD6JnvgRLRkCn70x86t5KDzr4ZL7tO_LV9o1uPpygp8IVfGvZ9iX0D6oLcY4c9rjCHg"},"/SDibla/VHDL-DLX_ALU/unstar":{"post":"et6U5PmElyuFLZWSke97e5o0uFL2Tdtv-UDBR9FYZxH5WGp9dRxOgLJXH7OYvLLarsRtrliAqa9aHKBUaxP95A"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"hfRAu5JL0Dz3gZgfURS4XHSQIMImrEln336PL2y9sjyBCLtdWlcEsIHjrZFFuVeNXVc45C25bd8famvE8VzZPw"}}},"title":"Repository search results"}