-
-
Notifications
You must be signed in to change notification settings - Fork 0
/
index.json
88 lines (88 loc) · 1.7 KB
/
index.json
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
{
"name":"HC32M120",
"type":"MCU",
"Freq":"48MHz",
"vendor":"hdsc",
"Core":"Cortex-M0",
"description":"hdsc Cortex-M0 MCU",
"homepage":"http://www.SoC.xin/HC32M120",
"keywords": [
"motor",
"hdsc",
"Cortex-M0",
"8-bit"
],
"repository": {
"type": "git",
"url": "https://github.com/SoCXin/HC32M120.git"
},
"version":"1.0.0",
"series":["HC32M120J6TB","HC32M120F6TB","HC32M140J8TA"],
"package":["LQFP32","LQFP48","TQFP48"],
"HC32M120J6TB": {
"package":"LQFP48",
"RAM":4,
"ROM":32,
"peripheral": ["ADC","IIC","UART","SPI","LDO","PWM"]
},
"HC32M120F6TB": {
"package":"LQFP32",
"SRAM":4,
"Flash":32
},
"HC32M140J8TA": {
"package":"TQFP48",
"SRAM":8,
"Flash":64
},
"USART0": {
"LIN": 1,
"more":["BUAD","LIN","IrDA"]
},
"USART1": {
"LIN": 1,
"more":["BUAD","LIN","IrDA"]
},
"USART2": {
"LIN": 1,
"more":["BUAD","LIN","IrDA"]
},
"ADC": {
"num": 1,
"channel": 8,
"resolution": 12,
"rate": 2400
},
"IIC": {
"num": 1,
"channel": 8,
"resolution": 12,
"rate": 2400
},
"DMA": {
"num": 2,
"rate": 2400
},
"CMP": {
"num": 2,
"rate": 2400
},
"OPA": {
"num": 2,
"rate": 2400
},
"TIM": {
"resolution":[16,16,16],
"rate": 1024
},
"PWR": {
"VDD": [2700,5500],
"Ivdd": 3.5,
"rate": 1024
},
"PWM": {
"num": 2,
"resolution": 8,
"rate": 256
}
}