Skip to content

Commit

Permalink
fix other file
Browse files Browse the repository at this point in the history
  • Loading branch information
mbstrange2 committed Aug 21, 2024
1 parent 148fb46 commit fe0c718
Showing 1 changed file with 0 additions and 10 deletions.
10 changes: 0 additions & 10 deletions lake/dsl/memory.py
Original file line number Diff line number Diff line change
Expand Up @@ -12,16 +12,6 @@ def port_to_info(mem_params):

port_types = ["write", "read", "read_write"]
all_ports = []
# print(mem_params)
# if 'num_write_ports' in mem_params:
# # for z_ in range(mem_params['num_write_ports']):
# all_ports.extend(mem_params['write_info'])
# if 'num_read_ports' in mem_params:
# # for z_ in range(mem_params['num_read_ports']):
# all_ports.extend(mem_params['read_info'])
# if 'num_readwrite_ports' in mem_params:
# # for z_ in range(mem_params['num_readwrite_ports']):
# all_ports.extend(mem_params['readwrite_info'])
for s_ in port_types:
all_ports += mem_params[s_ + "_ports"]

Expand Down

0 comments on commit fe0c718

Please sign in to comment.