-
Notifications
You must be signed in to change notification settings - Fork 69
Issues: SystemRDL/systemrdl-compiler
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
[chore] Clean up type hinting
feature
New feature or request
#242
opened Dec 19, 2024 by
amykyta3
6 tasks
how to derefece the proprty of a field
question
Further information is requested
#240
opened Dec 16, 2024 by
SikoVerilog
write singal bit of interrupt register
question
Further information is requested
#238
opened Dec 10, 2024 by
SanaUllahSultan
Interrupt and signal property
question
Further information is requested
#237
opened Dec 10, 2024 by
SanaUllahSultan
JSON --> RDL conversion and regfile registers overlapping after elaboration
question
Further information is requested
#225
opened Oct 24, 2024 by
anjpar
[BUG] Verilog preprocessor,
ifdef around
include statement
#223
opened Oct 15, 2024 by
Risto97
1 task done
[FEATURE] property_src_ref needed for UserEnum and UserEnumMember
feature
New feature or request
#200
opened Jan 26, 2024 by
kjeldbeg
Set abbreviated Node.type_name for long parameterized types
feature
New feature or request
#198
opened Jan 7, 2024 by
erang20
ProTip!
Add no:assignee to see everything that’s not assigned.