Skip to content
This repository has been archived by the owner on Jun 2, 2024. It is now read-only.

TT07 Verilog Project Template #4

TT07 Verilog Project Template

TT07 Verilog Project Template #4

Triggered via push April 19, 2024 17:56
Status Success
Total duration 33s
Artifacts 1

test.yaml

on: push
Fit to window
Zoom out
Zoom in

Artifacts

Produced during runtime
Name Size
test-vcd Expired
486 Bytes