{"payload":{"header_redesign_enabled":false,"results":[{"id":"853504108","archived":false,"color":"#b2b7f8","followers":3,"has_funding_file":false,"hl_name":"TinyTapeout/tt09-verilog-template","hl_trunc_description":"Submission template for Tiny Tapeout 9 - Verilog HDL Projects","language":"Verilog","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":853504108,"name":"tt09-verilog-template","owner_id":113102577,"owner_login":"TinyTapeout","updated_at":"2024-09-27T11:37:11.656Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public template","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":76,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253ATinyTapeout%252Ftt09-verilog-template%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/TinyTapeout/tt09-verilog-template/star":{"post":"c7iyeUvCMUu8fkNGqjc0E7y7-Q58dD6QWJylsQ8BbFhabNBX8kASrsyH2214-KwWTMwWkbZQwFMxp9g5viB5kA"},"/TinyTapeout/tt09-verilog-template/unstar":{"post":"xh8dyuXE7vDGWgHWs2FGdo3AW2tQsjjmBHOSWKlPn7lhk9el8d8urwGiB3LnRteDo8fxhDDYIs9vEwF-twY6wQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"0ky_pn-Mrl2B7KiixyySwk1MWPGY8WIMhV-owXhfm8YktfuYzuHub5-AFIkvpB6AXWPOqRGFn4xopi01zALySA"}}},"title":"Repository search results"}