{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":125576403,"defaultBranch":"master","name":"RISCBoy","ownerLogin":"Wren6991","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2018-03-16T22:31:53.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/1298595?v=4","public":true,"private":false,"isOrgOwned":false},"refInfo":{"name":"","listCacheKey":"v0:1687636244.728669","currentOid":""},"activityList":{"items":[{"before":"3fa9f0cf0e579fbeabc1bde9391f7fbb61decbf1","after":"426a05dc8b3f69d34daa40b05704c008596b58e6","ref":"refs/heads/master","pushedAt":"2023-07-04T20:15:11.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"Wren6991","name":"Luke Wren","path":"/Wren6991","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1298595?s=80&v=4"},"commit":{"message":"Simplify comb logic on span_x0 and span_count outputs from PPU command processor","shortMessageHtmlLink":"Simplify comb logic on span_x0 and span_count outputs from PPU comman…"}},{"before":"6d04950e2d554f7f785ddba6f05a65f290775fb0","after":"3fa9f0cf0e579fbeabc1bde9391f7fbb61decbf1","ref":"refs/heads/master","pushedAt":"2023-07-01T18:01:19.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Wren6991","name":"Luke Wren","path":"/Wren6991","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1298595?s=80&v=4"},"commit":{"message":"Bump hazard5: move store data bypass to end of stage 3,\nto fix tight HWDATA path","shortMessageHtmlLink":"Bump hazard5: move store data bypass to end of stage 3,"}},{"before":"9ce998e0017cb1e1d8b88bf74ec53523e0548ba4","after":"6d04950e2d554f7f785ddba6f05a65f290775fb0","ref":"refs/heads/master","pushedAt":"2023-07-01T15:19:39.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Wren6991","name":"Luke Wren","path":"/Wren6991","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1298595?s=80&v=4"},"commit":{"message":"Bump hazard5 for freq improvements (early decode of stage 3 bypass controls)","shortMessageHtmlLink":"Bump hazard5 for freq improvements (early decode of stage 3 bypass co…"}},{"before":"75245e318596904c47c399ef6ee9ff0b8dd807b7","after":"9ce998e0017cb1e1d8b88bf74ec53523e0548ba4","ref":"refs/heads/master","pushedAt":"2023-07-01T12:42:56.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Wren6991","name":"Luke Wren","path":"/Wren6991","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1298595?s=80&v=4"},"commit":{"message":"Enable abc9 flow3 script for better synthesis results","shortMessageHtmlLink":"Enable abc9 flow3 script for better synthesis results"}},{"before":"f8cc8eb8e6e1df6b09a4f12165b56cfc6719e677","after":"75245e318596904c47c399ef6ee9ff0b8dd807b7","ref":"refs/heads/master","pushedAt":"2023-06-26T05:55:25.603Z","pushType":"push","commitsCount":6,"pusher":{"login":"Wren6991","name":"Luke Wren","path":"/Wren6991","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1298595?s=80&v=4"},"commit":{"message":"Change system frequency to 48 MHz -- note this currently does not meet timing, it's slightly aspirational","shortMessageHtmlLink":"Change system frequency to 48 MHz -- note this currently does not mee…"}},{"before":null,"after":"d9d9ba0936c0d90f8375fc997af46592880ef3c5","ref":"refs/heads/ppu_bus_improvements","pushedAt":"2023-06-24T19:50:44.728Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"Wren6991","name":"Luke Wren","path":"/Wren6991","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1298595?s=80&v=4"},"commit":{"message":"Improve PPU bus timing, this seems like a genuine optimisation but weirdly is making system-level timing worse, so put on a branch for now","shortMessageHtmlLink":"Improve PPU bus timing, this seems like a genuine optimisation but we…"}},{"before":"ee2e69769581850c547e54696da51b34625f7109","after":"f8cc8eb8e6e1df6b09a4f12165b56cfc6719e677","ref":"refs/heads/master","pushedAt":"2023-06-24T18:44:38.242Z","pushType":"push","commitsCount":1,"pusher":{"login":"Wren6991","name":"Luke Wren","path":"/Wren6991","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1298595?s=80&v=4"},"commit":{"message":"sync SRAM: push write mask decode over into the next clock cycle","shortMessageHtmlLink":"sync SRAM: push write mask decode over into the next clock cycle"}},{"before":"2057b55340983ba16946233b5286940e059cc59b","after":"ee2e69769581850c547e54696da51b34625f7109","ref":"refs/heads/master","pushedAt":"2023-06-24T16:44:58.882Z","pushType":"push","commitsCount":1,"pusher":{"login":"Wren6991","name":"Luke Wren","path":"/Wren6991","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1298595?s=80&v=4"},"commit":{"message":"Bump hazard5 for minor improvement to muldiv_seq stall output timing","shortMessageHtmlLink":"Bump hazard5 for minor improvement to muldiv_seq stall output timing"}},{"before":"d90fad80c7fc1e2d8501b42de0ff1f242bf5db43","after":"2057b55340983ba16946233b5286940e059cc59b","ref":"refs/heads/master","pushedAt":"2023-06-24T16:42:33.127Z","pushType":"push","commitsCount":2,"pusher":{"login":"Wren6991","name":"Luke Wren","path":"/Wren6991","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1298595?s=80&v=4"},"commit":{"message":"Update APB bridge for improved HREADY output timing","shortMessageHtmlLink":"Update APB bridge for improved HREADY output timing"}},{"before":"a93e3799359d35beeb50e5db6c69733e9d18b949","after":"d90fad80c7fc1e2d8501b42de0ff1f242bf5db43","ref":"refs/heads/master","pushedAt":"2023-06-24T12:26:04.406Z","pushType":"push","commitsCount":1,"pusher":{"login":"Wren6991","name":"Luke Wren","path":"/Wren6991","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1298595?s=80&v=4"},"commit":{"message":"Bump processor: move instruction decompress from start of stage 2 to end of stage 1","shortMessageHtmlLink":"Bump processor: move instruction decompress from start of stage 2 to …"}},{"before":"0fdfb334f3ffd1da4bf6fcf32c39195e96d91d2d","after":"a93e3799359d35beeb50e5db6c69733e9d18b949","ref":"refs/heads/master","pushedAt":"2023-06-24T11:28:21.688Z","pushType":"push","commitsCount":1,"pusher":{"login":"Wren6991","name":"Luke Wren","path":"/Wren6991","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1298595?s=80&v=4"},"commit":{"message":"Simplify handling of SRAM address LSB toggling","shortMessageHtmlLink":"Simplify handling of SRAM address LSB toggling"}},{"before":"15f1084991a1f77a0a85e032bcb5a1b075ca9b71","after":"0fdfb334f3ffd1da4bf6fcf32c39195e96d91d2d","ref":"refs/heads/master","pushedAt":"2023-06-24T01:59:22.164Z","pushType":"push","commitsCount":1,"pusher":{"login":"Wren6991","name":"Luke Wren","path":"/Wren6991","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1298595?s=80&v=4"},"commit":{"message":"Simplify byte strobe logic in SRAM controller","shortMessageHtmlLink":"Simplify byte strobe logic in SRAM controller"}},{"before":"008b19d4e56425f23b3ca630a9e842c81884654b","after":"15f1084991a1f77a0a85e032bcb5a1b075ca9b71","ref":"refs/heads/master","pushedAt":"2023-06-23T21:09:05.601Z","pushType":"push","commitsCount":30,"pusher":{"login":"Wren6991","name":"Luke Wren","path":"/Wren6991","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1298595?s=80&v=4"},"commit":{"message":"Fix up demo apps so they all build again","shortMessageHtmlLink":"Fix up demo apps so they all build again"}},{"before":"0d2d517809ca0504c33070bef24677b9158ef163","after":"15f1084991a1f77a0a85e032bcb5a1b075ca9b71","ref":"refs/heads/new-async-ram","pushedAt":"2023-06-23T21:05:08.019Z","pushType":"push","commitsCount":2,"pusher":{"login":"Wren6991","name":"Luke Wren","path":"/Wren6991","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1298595?s=80&v=4"},"commit":{"message":"Fix up demo apps so they all build again","shortMessageHtmlLink":"Fix up demo apps so they all build again"}},{"before":"4b9e31824f3819213b6170e3af224bd7713a9f89","after":"0d2d517809ca0504c33070bef24677b9158ef163","ref":"refs/heads/new-async-ram","pushedAt":"2023-06-23T20:35:48.616Z","pushType":"push","commitsCount":1,"pusher":{"login":"Wren6991","name":"Luke Wren","path":"/Wren6991","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1298595?s=80&v=4"},"commit":{"message":"Fix tie-off value on tbio interface","shortMessageHtmlLink":"Fix tie-off value on tbio interface"}},{"before":"762f63014a67a16e81f2bcf92fab97500da54b90","after":"4b9e31824f3819213b6170e3af224bd7713a9f89","ref":"refs/heads/new-async-ram","pushedAt":"2023-06-23T19:37:42.834Z","pushType":"push","commitsCount":1,"pusher":{"login":"Wren6991","name":"Luke Wren","path":"/Wren6991","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1298595?s=80&v=4"},"commit":{"message":"system tb: flush vcd buffer less frequently, for slightly faster sims with waves enabled","shortMessageHtmlLink":"system tb: flush vcd buffer less frequently, for slightly faster sims…"}},{"before":"d7498f7a9a88d9e7831b018056fe5ac0b7c5160e","after":"762f63014a67a16e81f2bcf92fab97500da54b90","ref":"refs/heads/new-async-ram","pushedAt":"2023-06-23T18:27:10.258Z","pushType":"push","commitsCount":3,"pusher":{"login":"Wren6991","name":"Luke Wren","path":"/Wren6991","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1298595?s=80&v=4"},"commit":{"message":"Fucking Zicsr","shortMessageHtmlLink":"Fucking Zicsr"}},{"before":"8dbfa1878b38364c2e8aafb2772971c7c1e5b167","after":"d7498f7a9a88d9e7831b018056fe5ac0b7c5160e","ref":"refs/heads/new-async-ram","pushedAt":"2023-06-22T23:23:19.738Z","pushType":"push","commitsCount":1,"pusher":{"login":"Wren6991","name":"Luke Wren","path":"/Wren6991","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1298595?s=80&v=4"},"commit":{"message":"Add CXXRTL testcase for new SRAM controller, seems to have found a failure mode, will debug tomorrow","shortMessageHtmlLink":"Add CXXRTL testcase for new SRAM controller, seems to have found a fa…"}},{"before":"fef12ef96a9696bbc95dbaa24a043223bdaf02c6","after":"8dbfa1878b38364c2e8aafb2772971c7c1e5b167","ref":"refs/heads/new-async-ram","pushedAt":"2023-06-21T22:06:52.896Z","pushType":"push","commitsCount":1,"pusher":{"login":"Wren6991","name":"Luke Wren","path":"/Wren6991","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1298595?s=80&v=4"},"commit":{"message":"Small PPU frequency optimisations","shortMessageHtmlLink":"Small PPU frequency optimisations"}},{"before":"816f0de831cf49438e8b34309c480f991be8f179","after":"fef12ef96a9696bbc95dbaa24a043223bdaf02c6","ref":"refs/heads/new-async-ram","pushedAt":"2023-06-21T20:48:16.249Z","pushType":"push","commitsCount":2,"pusher":{"login":"Wren6991","name":"Luke Wren","path":"/Wren6991","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1298595?s=80&v=4"},"commit":{"message":"Update some code for new tb_cxxrtl_io.h header","shortMessageHtmlLink":"Update some code for new tb_cxxrtl_io.h header"}},{"before":"9cf99b03fabf01eece3455c0c553af2db2dd3bf0","after":"816f0de831cf49438e8b34309c480f991be8f179","ref":"refs/heads/new-async-ram","pushedAt":"2023-06-20T22:06:04.051Z","pushType":"push","commitsCount":1,"pusher":{"login":"Wren6991","name":"Luke Wren","path":"/Wren6991","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1298595?s=80&v=4"},"commit":{"message":"Add system-level CXXRTL simulator","shortMessageHtmlLink":"Add system-level CXXRTL simulator"}},{"before":"aa10ac568a12040b6f3641fe370536ea3175e1c9","after":"9cf99b03fabf01eece3455c0c553af2db2dd3bf0","ref":"refs/heads/new-async-ram","pushedAt":"2023-06-19T16:38:30.477Z","pushType":"push","commitsCount":1,"pusher":{"login":"Wren6991","name":"Luke Wren","path":"/Wren6991","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1298595?s=80&v=4"},"commit":{"message":"Disable load/store alignment check as it costs quite a bit of fmax","shortMessageHtmlLink":"Disable load/store alignment check as it costs quite a bit of fmax"}},{"before":"9a9c4047aea7873d96a08ca3085e754b4e0e2e63","after":"aa10ac568a12040b6f3641fe370536ea3175e1c9","ref":"refs/heads/new-async-ram","pushedAt":"2023-06-16T19:01:02.081Z","pushType":"push","commitsCount":1,"pusher":{"login":"Wren6991","name":"Luke Wren","path":"/Wren6991","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1298595?s=80&v=4"},"commit":{"message":"Simplify the capture of instruction bits in S_EXECUTE","shortMessageHtmlLink":"Simplify the capture of instruction bits in S_EXECUTE"}},{"before":"0181e7c20bde8388dc45caf97d3342b679bbf640","after":"9a9c4047aea7873d96a08ca3085e754b4e0e2e63","ref":"refs/heads/new-async-ram","pushedAt":"2023-06-16T18:47:26.281Z","pushType":"push","commitsCount":2,"pusher":{"login":"Wren6991","name":"Luke Wren","path":"/Wren6991","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1298595?s=80&v=4"},"commit":{"message":"Use simplified FILL-only coordinate comparisons for spans started from\nS_EXECUTE in cproc, to improve some long PPU reg2reg paths","shortMessageHtmlLink":"Use simplified FILL-only coordinate comparisons for spans started from"}},{"before":"87ec9780b3ead3f97d007dd9ffd44f49604bb3cb","after":"0181e7c20bde8388dc45caf97d3342b679bbf640","ref":"refs/heads/new-async-ram","pushedAt":"2023-06-16T14:15:51.500Z","pushType":"push","commitsCount":1,"pusher":{"login":"Wren6991","name":"Luke Wren","path":"/Wren6991","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1298595?s=80&v=4"},"commit":{"message":"PPU: cut path from bus aph ready -> coord gen adders, use a clock enable after the adders instead.","shortMessageHtmlLink":"PPU: cut path from bus aph ready -> coord gen adders, use a clock ena…"}},{"before":"24eaace06dbd4f4091eef45585b879497a3ab9c6","after":"87ec9780b3ead3f97d007dd9ffd44f49604bb3cb","ref":"refs/heads/new-async-ram","pushedAt":"2023-06-16T13:56:14.862Z","pushType":"push","commitsCount":2,"pusher":{"login":"Wren6991","name":"Luke Wren","path":"/Wren6991","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1298595?s=80&v=4"},"commit":{"message":"Improve PPU bus timing by adding a separate valid bit to the address pipestage","shortMessageHtmlLink":"Improve PPU bus timing by adding a separate valid bit to the address …"}},{"before":"1da8fc3dff3237ca67e10cf08de5931e918a3f53","after":"24eaace06dbd4f4091eef45585b879497a3ab9c6","ref":"refs/heads/new-async-ram","pushedAt":"2023-06-16T12:26:42.668Z","pushType":"push","commitsCount":1,"pusher":{"login":"Wren6991","name":"Luke Wren","path":"/Wren6991","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1298595?s=80&v=4"},"commit":{"message":"Bump hazard5 to set no_rw_check attribute on regfile memory.\nRemove -retime option from HX8K-EVN makefile.","shortMessageHtmlLink":"Bump hazard5 to set no_rw_check attribute on regfile memory."}},{"before":"0e5fa711ab5448085b489ffceaf3d8f9a4a445a5","after":"1da8fc3dff3237ca67e10cf08de5931e918a3f53","ref":"refs/heads/new-async-ram","pushedAt":"2023-06-16T11:37:35.599Z","pushType":"push","commitsCount":1,"pusher":{"login":"Wren6991","name":"Luke Wren","path":"/Wren6991","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1298595?s=80&v=4"},"commit":{"message":"Oops, revert SRAM pipe stage accidentally enabled in SRAM PHY -- not ready for that yet","shortMessageHtmlLink":"Oops, revert SRAM pipe stage accidentally enabled in SRAM PHY -- not …"}},{"before":"1d9b28815e6308826dd05e7e0a0ad648eed62647","after":"0e5fa711ab5448085b489ffceaf3d8f9a4a445a5","ref":"refs/heads/new-async-ram","pushedAt":"2023-06-16T11:22:38.729Z","pushType":"push","commitsCount":1,"pusher":{"login":"Wren6991","name":"Luke Wren","path":"/Wren6991","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1298595?s=80&v=4"},"commit":{"message":"Add optional input pipestage to PPU bus interface.\nWrite an AHB adapter for new PPU bus, and drop it into the existing system.","shortMessageHtmlLink":"Add optional input pipestage to PPU bus interface."}},{"before":"d228e19bafd2f759675a4daa9209985b00ad4dfa","after":"1d9b28815e6308826dd05e7e0a0ad648eed62647","ref":"refs/heads/new-async-ram","pushedAt":"2023-06-16T10:31:55.584Z","pushType":"push","commitsCount":2,"pusher":{"login":"Wren6991","name":"Luke Wren","path":"/Wren6991","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1298595?s=80&v=4"},"commit":{"message":"Make PPU bus interface safe at higher memory latencies\nby limiting the number of in-flight transfers","shortMessageHtmlLink":"Make PPU bus interface safe at higher memory latencies"}}],"hasNextPage":true,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"Y3Vyc29yOnYyOpK7MjAyMy0wNy0wNFQyMDoxNToxMS4wMDAwMDBazwAAAANOuZqT","startCursor":"Y3Vyc29yOnYyOpK7MjAyMy0wNy0wNFQyMDoxNToxMS4wMDAwMDBazwAAAANOuZqT","endCursor":"Y3Vyc29yOnYyOpK7MjAyMy0wNi0xNlQxMDozMTo1NS41ODQwMzNazwAAAANC6xoT"}},"title":"Activity · Wren6991/RISCBoy"}