New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

synthesis failed #59

Open

Strickland007 opened this issue Mar 5, 2023 · 1 comment

Strickland007 commented Mar 5, 2023

In apb0_params. v

Error: Verilog 2000 keyword parameter used in incorrect context
Please tell me why and how to solve this.

Yixin-Gong commented Mar 6, 2023

set params file type verilog header

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment