Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Virtual processor #64

Merged
merged 43 commits into from
Feb 22, 2024
Merged

Virtual processor #64

merged 43 commits into from
Feb 22, 2024

Conversation

MaximeAlgosup
Copy link
Collaborator

Version: 0.4.0

Description:
Add a virtual processor which able to run binary actions.

This version contains:

  • Virtual processor able to run
    • mov operation
    • var declaration
    • draw action
    • ngr action
    • every arithmetic operations
  • A virtual terminal which is serve as user interface for the user

GuillaumeDespaux and others added 30 commits February 12, 2024 19:09
@GuillaumeDespaux
vProc start
fee4472
@MistzSoftware
adding register structure + update CMakeFile
955ced7
@MistzSoftware
adding 2at2.c to CMakeLists fixing the issue
44767f9
@MistzSoftware
Adding Clok + fixing issue created yesterday
5ceedb9
@GuillaumeDespaux
VirtualProcessor Struct
0407a31
@GuillaumeDespaux
Sleep function version change
7e7b3c6
@MistzSoftware
adding cache struct
90d322c
@GuillaumeDespaux
Init mmu + virtualProc
e85a1d3
@MistzSoftware
Add binary file reading
a93fad0
@MistzSoftware
Add read binary file + solve conflict
78d61a1
@GuillaumeDespaux
ReadBinary Function (skeleton)
fde10d1
@MistzSoftware
Convert read char to binary
bf215f0
@MistzSoftware
removing useless warning
b6f3de0
@GuillaumeDespaux
add function for parsing
e46b857
@MistzSoftware
start fixing lot of issue (still WIP)
082ddfe
@MistzSoftware
fix all issue and warning
2b4f59b
@GuillaumeDespaux
Switch case functions
1caf41a
@MistzSoftware
fix warnings
19e2fc9
@GuillaumeDespaux
opCodeFunctions init.
254dfdc
@GuillaumeDespaux
OpCode + Int
b713af4
@MistzSoftware
Merge pull request #53 from algosup/dev
d5f4018 
Dev
@MistzSoftware
Renaming vproc files
9143dd6
@MistzSoftware
fix call missing issue
8f1c17f
@GuillaumeDespaux
New architecture for virtual processor
4b5b507
@GuillaumeDespaux
Registers call attributeRegister()
9f2c003
@GuillaumeDespaux
Comment error to create new branch
46e3794
@MaximeAlgosup
Merge branch 'dev' into vproc-ui
ca083d0
@MaximeAlgosup
Start virtual terminal
76695b3 
basic running function
@GuillaumeDespaux
Refactoring
fbd02af
@MaximeAlgosup
correct file architecture and add vterminal
17e13fe
MaximeAlgosup and others added 12 commits February 21, 2024 22:19
@MaximeAlgosup
Correct set up
44c5f97 
- Clock set up
- Cache set
- Ram set up
@MaximeAlgosup
Merge branch 'vproc-ui' into vproc-start
3978c72
@MaximeAlgosup
Correct error uage
689f576 
Correct error usage for:
- vat2
- vterminal
@MaximeAlgosup
Rework virtual processor
0b6a7a5 
- Remove unused functions
- Parse line and convert in struct
- Start runner
@MaximeAlgosup
Add all operation run
04d6597 
Add all arithmetic operations to the virtual processor
@MaximeAlgosup
Add operation between registers
c7eb8d6
@MaximeAlgosup
Add var storage
057b40d 
- Add var storage
- Remove memory to forward faster
@MaximeAlgosup
Add arithmetic operation with variable
b3f5747
@MaximeAlgosup
Add mov operation
14232fe 
Add:
Add:
- mov reg to reg
- mov var to reg
- mov var to var
- mov data to reg
@GuillaumeDespaux
Aop testes
df21b5b
@MaximeAlgosup
Mov first test aop files with the others
8099765
@MaximeAlgosup
Update version to 0.4.0
dbfe967
@MaximeAlgosup MaximeAlgosup added enhancement New feature or request Code Add code labels Feb 22, 2024
@MaximeAlgosup MaximeAlgosup self-assigned this Feb 22, 2024
EnzoGuillouche
EnzoGuillouche previously approved these changes Feb 22, 2024
View reviewed changes
Copy link
Collaborator

@EnzoGuillouche EnzoGuillouche left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Virtual Processor's files seem alright. Test files as well. Merging approved.

@MaximeAlgosup
Change register type name
6d33f2d 
The register type name has been changed  to avoid name type conflict on UNIX distribution
GuillaumeDespaux
GuillaumeDespaux approved these changes Feb 22, 2024
View reviewed changes
Copy link
Collaborator

@GuillaumeDespaux GuillaumeDespaux left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Ok for me

EnzoGuillouche
EnzoGuillouche approved these changes Feb 22, 2024
View reviewed changes
Copy link
Collaborator

@EnzoGuillouche EnzoGuillouche left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Everything seems alright again. Merging approved.

@MistzSoftware MistzSoftware merged commit 94f7b8f into dev Feb 22, 2024
3 checks passed
@MistzSoftware MistzSoftware deleted the vproc-start branch February 22, 2024 13:11
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers

@GuillaumeDespaux GuillaumeDespaux GuillaumeDespaux approved these changes

@EnzoGuillouche EnzoGuillouche EnzoGuillouche approved these changes

Assignees

@MaximeAlgosup MaximeAlgosup

Labels
Code Add code enhancement New feature or request
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
4 participants
@MaximeAlgosup @EnzoGuillouche @GuillaumeDespaux @MistzSoftware