Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

STM32H7: set ADC PLL clock for various source configurations #29

Open
wants to merge 1 commit into
base: extrapatches-6.16.0
Choose a base branch
from

Conversation

facchinm
Copy link
Member

@facchinm facchinm commented Dec 5, 2022

Replaces c65d254

Summary of changes

Impact of changes

Migration actions required

Documentation


Pull request type

[] Patch update (Bug fix / Target update / Docs update / Test update / Refactor)
[] Feature update (New feature / Functionality change / New API)
[] Major update (Breaking change E.g. Return code change / API behaviour change)

Test results

[] No Tests required for this change (E.g docs only update)
[] Covered by existing mbed-os tests (Greentea or Unittest)
[] Tests / results supplied as part of this PR

Reviewers


@facchinm
Copy link
Member Author

facchinm commented Dec 5, 2022

@manchoz can you give it a spin on x8 / h7 ?

@manchoz
Copy link

manchoz commented Dec 19, 2022

@facchinm LGTM 👍

Tested both with X8 and H7 with Portenta Breakout Carrier.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants