fixup! Add unit test for the clock control Wishbone component. #5742
rslawsonci.yml
on: push
Build dependencies
2m 40s
bittide-instances hardware-in-the-loop test matrix generation
19s
bittide-instances synthesis matrix generation
18s
bittide-experiments unittests
56s
Bittide tests
5m 11s
Rust Lints
35s
Firmware Support Unit Tests
2m 13s
Host Tools Unit Tests
36s
Firmware Limit Checks
47s
bittide-instances doctests
53s
bittide-instances unittests
1m 17s
Matrix: synth
Matrix: HITL
All jobs finished
2s
Annotations
3 errors and 1 warning
|
Basic linting
Process completed with exit code 1.
|
|
Rust Lints
Process completed with exit code 1.
|
|
All jobs finished
Process completed with exit code 1.
|
|
HITL (linkConfigurationTest, test)
No files were found with the provided path: _build/vivado/*/ila-data
_build/hitl/*. No artifacts will be uploaded.
|
Artifacts
Produced during runtime
| Name | Size | |
|---|---|---|
|
_build-fullMeshHwCcTest
|
130 MB |
|
|
_build-fullMeshHwCcTest-debug
|
3.01 MB |
|
|
_build-fullMeshSwCcTest
|
272 MB |
|
|
_build-fullMeshSwCcTest-debug
|
3.93 MB |
|
|
_build-linkConfigurationTest
|
12.4 MB |
|
|
_build-safeDffSynchronizer
|
2.58 KB |
|
|
_build-transceiversUpTest
|
192 MB |
|
|
_build-transceiversUpTest-debug
|
1.96 MB |
|
|
_build-vexRiscvTcpTest
|
48.1 MB |
|
|
_build-vexRiscvTcpTest-debug
|
22 KB |
|
|
_build-vexRiscvTest
|
40 MB |
|
|
_build-vexRiscvTest-debug
|
22 KB |
|