forked from latelee/Makefile_templet
-
Notifications
You must be signed in to change notification settings - Fork 0
/
Makefile_simple
87 lines (66 loc) · 1.57 KB
/
Makefile_simple
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
#
# (C) Copyleft 2011 2012 2013
# Late Lee from http://www.latelee.org
#
# A simple Makefile for *ONE* project(c or/and cpp file) in *ONE* directory
#
# note:
# you can put head file(s) in 'include' directory, so it looks
# a little neat.
#
# usage: $ make
# $ make debug=y
###############################################################################
# !!!=== cross compile...
CROSS_COMPILE =
CC = $(CROSS_COMPILE)gcc
CXX = $(CROSS_COMPILE)g++
AR = $(CROSS_COMPILE)ar
ARFLAGS = cr
RM = -rm -rf
MAKE = make
CFLAGS = -Wall
#debug = y
ifeq ($(debug), y)
CFLAGS += -g
else
CFLAGS += -O2 -s
endif
# !!!===
DEFS =
CFLAGS += $(DEFS)
LDFLAGS = $(LIBS)
# !!!===
INCDIRS = ./
# !!!===
CFLAGS += -I$(INCDIRS)
# !!!===
LDFLAGS +=
# !!!===
# source file(s), including c file(s) cpp file(s)
# you can also use $(wildcard *.c), etc.
SRC_C := $(wildcard *.c)
SRC_CPP := $(wildcard *.cpp)
# object file(s)
OBJ_C := $(patsubst %.c,%.o,$(SRC_C))
OBJ_CPP := $(patsubst %.cpp,%.o,$(SRC_CPP))
# !!!===
# executable file
target = a.out
###############################################################################
all: $(target)
$(target): $(OBJ_C) $(OBJ_CPP)
@echo "Generating executable file..." $(notdir $(target))
@$(CXX) $(CFLAGS) $^ -o $(target) $(LDFLAGS)
# make all .c or .cpp
%.o: %.c
@echo "Compiling: " $(addsuffix .c, $(basename $(notdir $@)))
@$(CC) $(CFLAGS) -c $< -o $@
%.o: %.cpp
@echo "Compiling: " $(addsuffix .cpp, $(basename $(notdir $@)))
@$(CXX) $(CFLAGS) -c $< -o $@
clean:
@echo "Cleaning..."
@$(RM) $(target)
@$(RM) *.o *.back *~
.PHONY: all clean