This repository has been archived by the owner on Aug 9, 2022. It is now read-only.
-
Notifications
You must be signed in to change notification settings - Fork 12
/
device.x
76 lines (75 loc) · 3 KB
/
device.x
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
PROVIDE(WIFI_MAC_INTR = DefaultHandler);
PROVIDE(WIFI_MAC_NMI = DefaultHandler);
PROVIDE(WIFI_BB_INTR = DefaultHandler);
PROVIDE(BT_MAC_INTR = DefaultHandler);
PROVIDE(BT_BB_INTR = DefaultHandler);
PROVIDE(BT_BB_NMI = DefaultHandler);
PROVIDE(RWBT_INTR = DefaultHandler);
PROVIDE(RWBLE_INTR = DefaultHandler);
PROVIDE(RWBT_NMI = DefaultHandler);
PROVIDE(RWBLE_NMI = DefaultHandler);
PROVIDE(SLC0_INTR = DefaultHandler);
PROVIDE(SLC1_INTR = DefaultHandler);
PROVIDE(UHCI0_INTR = DefaultHandler);
PROVIDE(UHCI1_INTR = DefaultHandler);
PROVIDE(TG0_T0_LEVEL_INTR = DefaultHandler);
PROVIDE(TG0_T1_LEVEL_INTR = DefaultHandler);
PROVIDE(TG0_WDT_LEVEL_INTR = DefaultHandler);
PROVIDE(TG0_LACT_LEVEL_INTR = DefaultHandler);
PROVIDE(TG1_T0_LEVEL_INTR = DefaultHandler);
PROVIDE(TG1_T1_LEVEL_INTR = DefaultHandler);
PROVIDE(TG1_WDT_LEVEL_INTR = DefaultHandler);
PROVIDE(TG1_LACT_LEVEL_INTR = DefaultHandler);
PROVIDE(GPIO_INTR = DefaultHandler);
PROVIDE(GPIO_NMI = DefaultHandler);
PROVIDE(FROM_CPU_INTR0 = DefaultHandler);
PROVIDE(FROM_CPU_INTR1 = DefaultHandler);
PROVIDE(FROM_CPU_INTR2 = DefaultHandler);
PROVIDE(FROM_CPU_INTR3 = DefaultHandler);
PROVIDE(SPI0_INTR = DefaultHandler);
PROVIDE(SPI1_INTR = DefaultHandler);
PROVIDE(SPI2_INTR = DefaultHandler);
PROVIDE(SPI3_INTR = DefaultHandler);
PROVIDE(I2S0_INTR = DefaultHandler);
PROVIDE(I2S1_INTR = DefaultHandler);
PROVIDE(UART0_INTR = DefaultHandler);
PROVIDE(UART1_INTR = DefaultHandler);
PROVIDE(UART2_INTR = DefaultHandler);
PROVIDE(SDIO_HOST_INTR = DefaultHandler);
PROVIDE(ETH_MAC_INTR = DefaultHandler);
PROVIDE(PWM0_INTR = DefaultHandler);
PROVIDE(PWM1_INTR = DefaultHandler);
PROVIDE(PWM2_INTR = DefaultHandler);
PROVIDE(PWM3_INTR = DefaultHandler);
PROVIDE(LEDC_INTR = DefaultHandler);
PROVIDE(EFUSE_INTR = DefaultHandler);
PROVIDE(CAN_INTR = DefaultHandler);
PROVIDE(RTC_CORE_INTR = DefaultHandler);
PROVIDE(RMT_INTR = DefaultHandler);
PROVIDE(PCNT_INTR = DefaultHandler);
PROVIDE(I2C_EXT0_INTR = DefaultHandler);
PROVIDE(I2C_EXT1_INTR = DefaultHandler);
PROVIDE(RSA_INTR = DefaultHandler);
PROVIDE(SPI1_DMA_INTR = DefaultHandler);
PROVIDE(SPI2_DMA_INTR = DefaultHandler);
PROVIDE(SPI3_DMA_INTR = DefaultHandler);
PROVIDE(WDT_INTR = DefaultHandler);
PROVIDE(TIMER1_INTR = DefaultHandler);
PROVIDE(TIMER2_INTR = DefaultHandler);
PROVIDE(TG0_T0_EDGE_INTR = DefaultHandler);
PROVIDE(TG0_T1_EDGE_INTR = DefaultHandler);
PROVIDE(TG0_WDT_EDGE_INTR = DefaultHandler);
PROVIDE(TG0_LACT_EDGE_INTR = DefaultHandler);
PROVIDE(TG1_T0_EDGE_INTR = DefaultHandler);
PROVIDE(TG1_T1_EDGE_INTR = DefaultHandler);
PROVIDE(TG1_WDT_EDGE_INTR = DefaultHandler);
PROVIDE(TG1_LACT_EDGE_INTR = DefaultHandler);
PROVIDE(MMU_IA_INTR = DefaultHandler);
PROVIDE(MPU_IA_INTR = DefaultHandler);
PROVIDE(CACHE_IA_INTR = DefaultHandler);
PROVIDE(INTERNAL_TIMER0_INTR = DefaultHandler);
PROVIDE(INTERNAL_SOFTWARE_LEVEL_1_INTR = DefaultHandler);
PROVIDE(INTERNAL_PROFILING_INTR = DefaultHandler);
PROVIDE(INTERNAL_TIMER1_INTR = DefaultHandler);
PROVIDE(INTERNAL_TIMER2_INTR = DefaultHandler);
PROVIDE(INTERNAL_SOFTWARE_LEVEL_3_INTR = DefaultHandler);