{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":731331266,"defaultBranch":"main","name":"SucreLA","ownerLogin":"fallen","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2023-12-13T21:00:19.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/151032?v=4","public":true,"private":false,"isOrgOwned":false},"refInfo":{"name":"","listCacheKey":"v0:1702501401.0","currentOid":""},"activityList":{"items":[{"before":"e1fc7fb5627402f8ec3d1f8f33ffbd51141b2edd","after":"ed9657c1b96d3f8206744589657dccb7ec7ea57d","ref":"refs/heads/main","pushedAt":"2024-09-17T21:21:38.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"fallen","name":"Yann Sionneau","path":"/fallen","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/151032?s=80&v=4"},"commit":{"message":"hw: update kicad footprints and symbols","shortMessageHtmlLink":"hw: update kicad footprints and symbols"}},{"before":"c58fc4fdef9e9e258db4a2dcfd3965f561d46ce2","after":"e1fc7fb5627402f8ec3d1f8f33ffbd51141b2edd","ref":"refs/heads/main","pushedAt":"2024-09-17T17:03:07.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"fallen","name":"Yann Sionneau","path":"/fallen","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/151032?s=80&v=4"},"commit":{"message":"hw: add hydrasucrela daughter board design files","shortMessageHtmlLink":"hw: add hydrasucrela daughter board design files"}},{"before":"1f5d28e01fb8f3c47f5e296caaefcf7c84f02f11","after":"c58fc4fdef9e9e258db4a2dcfd3965f561d46ce2","ref":"refs/heads/main","pushedAt":"2024-04-14T10:06:33.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"fallen","name":"Yann Sionneau","path":"/fallen","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/151032?s=80&v=4"},"commit":{"message":"CI: build libsigrok with SucréLA support","shortMessageHtmlLink":"CI: build libsigrok with SucréLA support"}},{"before":"a74c925a9f8c137549f20ffcd56ef595ab6eade4","after":"1f5d28e01fb8f3c47f5e296caaefcf7c84f02f11","ref":"refs/heads/main","pushedAt":"2024-04-14T09:57:43.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"fallen","name":"Yann Sionneau","path":"/fallen","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/151032?s=80&v=4"},"commit":{"message":"CI: build libsigrok with SucréLA support","shortMessageHtmlLink":"CI: build libsigrok with SucréLA support"}},{"before":"813a22c21ffede954c242ffa093060e5b8ab35ab","after":"a74c925a9f8c137549f20ffcd56ef595ab6eade4","ref":"refs/heads/main","pushedAt":"2024-04-14T09:22:20.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"fallen","name":"Yann Sionneau","path":"/fallen","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/151032?s=80&v=4"},"commit":{"message":"libsigrok: add libsigrok with SucréLA support as submodule","shortMessageHtmlLink":"libsigrok: add libsigrok with SucréLA support as submodule"}},{"before":"d53d873b413b0d62942df5b2b52118f4072a55ac","after":"813a22c21ffede954c242ffa093060e5b8ab35ab","ref":"refs/heads/main","pushedAt":"2024-04-13T21:17:24.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"fallen","name":"Yann Sionneau","path":"/fallen","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/151032?s=80&v=4"},"commit":{"message":"Add missing config.h","shortMessageHtmlLink":"Add missing config.h"}},{"before":"9f02331bf1d944ca1d375ced1f37075105e77c35","after":"d53d873b413b0d62942df5b2b52118f4072a55ac","ref":"refs/heads/main","pushedAt":"2024-04-13T21:11:05.000Z","pushType":"push","commitsCount":4,"pusher":{"login":"fallen","name":"Yann Sionneau","path":"/fallen","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/151032?s=80&v=4"},"commit":{"message":"wch bsp: update to use new usb code","shortMessageHtmlLink":"wch bsp: update to use new usb code"}},{"before":"d105c6a02521cee396d03e7f781ad24d5587cb58","after":"9f02331bf1d944ca1d375ced1f37075105e77c35","ref":"refs/heads/main","pushedAt":"2024-04-13T18:06:41.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"fallen","name":"Yann Sionneau","path":"/fallen","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/151032?s=80&v=4"},"commit":{"message":"SucreLA: add support for testing mode in top level\n\n* testing mode inject dummy data\n* it also enables litescope inside the SoC to help debug\n  on FPGA.\n* Run the LA at 4 MHz to avoid signal integrity issues with\n  flying wires of the prototype.","shortMessageHtmlLink":"SucreLA: add support for testing mode in top level"}},{"before":"7d2074cc0255189c577ae13b69cb5b0363403533","after":"d105c6a02521cee396d03e7f781ad24d5587cb58","ref":"refs/heads/main","pushedAt":"2024-04-13T18:03:51.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"fallen","name":"Yann Sionneau","path":"/fallen","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/151032?s=80&v=4"},"commit":{"message":"SucreLA: add support for testing mode in top level\n\n* testing mode inject dummy data\n* it also enables litescope inside the SoC to help debug\n  on FPGA.\n* Run the LA at 4 MHz to avoid signal integrity issues with\n  flying wires of the prototype.","shortMessageHtmlLink":"SucreLA: add support for testing mode in top level"}},{"before":"a8fe7e2311c0dbf6bbef27b9c4fa719090652b0c","after":"7d2074cc0255189c577ae13b69cb5b0363403533","ref":"refs/heads/main","pushedAt":"2024-04-13T17:58:57.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"fallen","name":"Yann Sionneau","path":"/fallen","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/151032?s=80&v=4"},"commit":{"message":"Improve LA pipeline\n\n* Add converter and hspi packet buffer\n  This allows to have smaller probe number than\n  HSPI bus width.\n  This also allows to run sampling and HSPI at same\n  speed, because otherwise since HSPI has approx 10 bytes\n  overhead (4 bytes header + 2 or 4 bytes CRC + negociation)\n  storage buffer would quickly fill up so we in fact need\n  probe number to be less than HSPI bus width if we want continuous\n  sampling.\n* Add a testing mode where LA generates dummy values\n* Retime storage fsm_state CSRStatus with regard to sys clock domain","shortMessageHtmlLink":"Improve LA pipeline"}},{"before":"51d5e2315cb0cccfdd13db408e5f0125eaf990c0","after":"a8fe7e2311c0dbf6bbef27b9c4fa719090652b0c","ref":"refs/heads/main","pushedAt":"2024-03-25T20:19:42.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"fallen","name":"Yann Sionneau","path":"/fallen","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/151032?s=80&v=4"},"commit":{"message":"libuartbone: move get_reg_addr into the lib\n\nSigned-off-by: Yann Sionneau <yann@sionneau.net>","shortMessageHtmlLink":"libuartbone: move get_reg_addr into the lib"}},{"before":"f4a0b8e080d0e1dc908b0dcc534d76052df1e304","after":"51d5e2315cb0cccfdd13db408e5f0125eaf990c0","ref":"refs/heads/main","pushedAt":"2024-03-23T23:06:18.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"fallen","name":"Yann Sionneau","path":"/fallen","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/151032?s=80&v=4"},"commit":{"message":"CI: update to actions/checkout@v4 because of the Node20 warning","shortMessageHtmlLink":"CI: update to actions/checkout@v4 because of the Node20 warning"}},{"before":"bb46b602f4cb0ddc568eb51286e003c50518e026","after":"f4a0b8e080d0e1dc908b0dcc534d76052df1e304","ref":"refs/heads/main","pushedAt":"2024-03-23T22:59:57.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"fallen","name":"Yann Sionneau","path":"/fallen","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/151032?s=80&v=4"},"commit":{"message":"fw: allocate hspi dma buffers in RAMX via the linker instead of hard coded macros\n\nSigned-off-by: Yann Sionneau <yann@sionneau.net>","shortMessageHtmlLink":"fw: allocate hspi dma buffers in RAMX via the linker instead of hard …"}},{"before":"c8657cd27eed10fd7d4aca139ac9daf8bacde642","after":"bb46b602f4cb0ddc568eb51286e003c50518e026","ref":"refs/heads/main","pushedAt":"2024-03-23T19:31:13.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"fallen","name":"Yann Sionneau","path":"/fallen","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/151032?s=80&v=4"},"commit":{"message":"fw: add missing files for USB","shortMessageHtmlLink":"fw: add missing files for USB"}},{"before":"a5c006cd0f0cb0f4585a776d27334c7d89e5723f","after":"c8657cd27eed10fd7d4aca139ac9daf8bacde642","ref":"refs/heads/main","pushedAt":"2024-03-23T19:25:54.000Z","pushType":"push","commitsCount":4,"pusher":{"login":"fallen","name":"Yann Sionneau","path":"/fallen","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/151032?s=80&v=4"},"commit":{"message":"bsp: update usb stack\n\nSigned-off-by: Yann Sionneau <yann@sionneau.net>","shortMessageHtmlLink":"bsp: update usb stack"}},{"before":"9a15aacab9eb57ab8a13ea3a518837cc65dc0a60","after":"a5c006cd0f0cb0f4585a776d27334c7d89e5723f","ref":"refs/heads/main","pushedAt":"2024-03-23T18:36:44.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"fallen","name":"Yann Sionneau","path":"/fallen","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/151032?s=80&v=4"},"commit":{"message":"CI: install libusb before building host tools\n\nSigned-off-by: Yann Sionneau <yann@sionneau.net>","shortMessageHtmlLink":"CI: install libusb before building host tools"}},{"before":"97cf825a8506505088667b9a94352f6b000d0f00","after":"9a15aacab9eb57ab8a13ea3a518837cc65dc0a60","ref":"refs/heads/main","pushedAt":"2024-03-23T18:28:26.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"fallen","name":"Yann Sionneau","path":"/fallen","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/151032?s=80&v=4"},"commit":{"message":"CI: install libusb before building host tools\n\nSigned-off-by: Yann Sionneau <yann@sionneau.net>","shortMessageHtmlLink":"CI: install libusb before building host tools"}},{"before":"e121c6681a0b6c73f31983bc2d419e08b5a9cdba","after":"97cf825a8506505088667b9a94352f6b000d0f00","ref":"refs/heads/main","pushedAt":"2024-03-23T18:22:27.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"fallen","name":"Yann Sionneau","path":"/fallen","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/151032?s=80&v=4"},"commit":{"message":"libuartbone: add support for uartbone over USB to Linux CLI\n\nSigned-off-by: Yann Sionneau <yann@sionneau.net>","shortMessageHtmlLink":"libuartbone: add support for uartbone over USB to Linux CLI"}},{"before":"eaaa4c83044d0d443dea0929f9186d0b377eb50e","after":"e121c6681a0b6c73f31983bc2d419e08b5a9cdba","ref":"refs/heads/main","pushedAt":"2024-03-15T17:28:40.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"fallen","name":"Yann Sionneau","path":"/fallen","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/151032?s=80&v=4"},"commit":{"message":"Update BSP to use new UART rx functions","shortMessageHtmlLink":"Update BSP to use new UART rx functions"}},{"before":"6745453a974c4c97d59357aa49e09966407ff24b","after":"eaaa4c83044d0d443dea0929f9186d0b377eb50e","ref":"refs/heads/main","pushedAt":"2024-03-15T17:27:13.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"fallen","name":"Yann Sionneau","path":"/fallen","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/151032?s=80&v=4"},"commit":{"message":"uartbone: refactor backend callbacks to prepare for USB backend\n\nUSB Bulk will be sent by strings and not byte-by-byte.\nThus let's use a buffer/len API instead of just a byte based API.\n\nSigned-off-by: Yann Sionneau <yann@sionneau.net>","shortMessageHtmlLink":"uartbone: refactor backend callbacks to prepare for USB backend"}},{"before":"4b4a3249bf91438303be9453731ff0bbc23e63c9","after":"6745453a974c4c97d59357aa49e09966407ff24b","ref":"refs/heads/main","pushedAt":"2024-03-11T21:28:24.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"fallen","name":"Yann Sionneau","path":"/fallen","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/151032?s=80&v=4"},"commit":{"message":"fw: add working HSPI transfer\n\n* Also, use CSR regs addresses from csr.h to avoid\nhard-coded addresses.\n\n* Increase system frequency to 30 MHz\n\nSigned-off-by: Yann Sionneau <yann@sionneau.net>","shortMessageHtmlLink":"fw: add working HSPI transfer"}},{"before":"e462d48453d79e1b5aea35c93b1b7748e9d2023a","after":"4b4a3249bf91438303be9453731ff0bbc23e63c9","ref":"refs/heads/main","pushedAt":"2024-03-11T21:18:09.000Z","pushType":"push","commitsCount":4,"pusher":{"login":"fallen","name":"Yann Sionneau","path":"/fallen","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/151032?s=80&v=4"},"commit":{"message":"SoC: pass correct arguments from cmdline to SoC constructor\n\nSigned-off-by: Yann Sionneau <yann@sionneau.net>","shortMessageHtmlLink":"SoC: pass correct arguments from cmdline to SoC constructor"}},{"before":"a31894f319b5685da954d249d5315cb0491ac0eb","after":"e462d48453d79e1b5aea35c93b1b7748e9d2023a","ref":"refs/heads/main","pushedAt":"2024-03-04T21:17:13.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"fallen","name":"Yann Sionneau","path":"/fallen","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/151032?s=80&v=4"},"commit":{"message":"fw: fix warning about implicite abort() declaration","shortMessageHtmlLink":"fw: fix warning about implicite abort() declaration"}},{"before":"381d92c4c8b2823d4c3de4e291ffd27d547f689a","after":"a31894f319b5685da954d249d5315cb0491ac0eb","ref":"refs/heads/main","pushedAt":"2024-03-04T21:11:23.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"fallen","name":"Yann Sionneau","path":"/fallen","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/151032?s=80&v=4"},"commit":{"message":"CI: Add build step of the HydraUSB3 fw","shortMessageHtmlLink":"CI: Add build step of the HydraUSB3 fw"}},{"before":"00d7ee9631fd54777f232efcf85700793d15e039","after":"381d92c4c8b2823d4c3de4e291ffd27d547f689a","ref":"refs/heads/main","pushedAt":"2024-03-04T21:07:23.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"fallen","name":"Yann Sionneau","path":"/fallen","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/151032?s=80&v=4"},"commit":{"message":"CI: Add build step of the HydraUSB3 fw","shortMessageHtmlLink":"CI: Add build step of the HydraUSB3 fw"}},{"before":"7f0f375475720219d8e04392b111a5ae82aaa785","after":"00d7ee9631fd54777f232efcf85700793d15e039","ref":"refs/heads/main","pushedAt":"2024-03-03T18:21:23.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"fallen","name":"Yann Sionneau","path":"/fallen","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/151032?s=80&v=4"},"commit":{"message":"CI: run simulation tests in CI","shortMessageHtmlLink":"CI: run simulation tests in CI"}},{"before":"ac4e723516a76a38ee727d26e5e0b63d5e76ded9","after":"7f0f375475720219d8e04392b111a5ae82aaa785","ref":"refs/heads/main","pushedAt":"2024-03-03T18:20:12.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"fallen","name":"Yann Sionneau","path":"/fallen","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/151032?s=80&v=4"},"commit":{"message":"HSPI TX: make the test really fail the CI if CRC is invalid","shortMessageHtmlLink":"HSPI TX: make the test really fail the CI if CRC is invalid"}},{"before":"6662498c6db8b2e3218c875d5f7052b6590e131d","after":"ac4e723516a76a38ee727d26e5e0b63d5e76ded9","ref":"refs/heads/main","pushedAt":"2024-03-03T18:11:13.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"fallen","name":"Yann Sionneau","path":"/fallen","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/151032?s=80&v=4"},"commit":{"message":"HSPI TX: fixed CRC generation, now it works in simulation\n\nSigned-off-by: Yann Sionneau <yann@sionneau.net>","shortMessageHtmlLink":"HSPI TX: fixed CRC generation, now it works in simulation"}},{"before":"c4f9d4116bac4f1c484e62bd3a82408c1e86c7ac","after":"6662498c6db8b2e3218c875d5f7052b6590e131d","ref":"refs/heads/main","pushedAt":"2024-03-03T17:49:08.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"fallen","name":"Yann Sionneau","path":"/fallen","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/151032?s=80&v=4"},"commit":{"message":"Add basic fw for hydrausb3\n\nHydraUSB3 board is used to prototype SucreLA\nEventually a board featuring an ECP5 FPGA and a WCH569\nmicrocontroller will be designed.\n\nFor now, let's use OrangeCrab FPGA board connected to\nHydraUSB3.\n\nSigned-off-by: Yann Sionneau <yann@sionneau.net>","shortMessageHtmlLink":"Add basic fw for hydrausb3"}},{"before":"e758551f4e9c4595cb30f5a48f22c85d4a7484c9","after":"c4f9d4116bac4f1c484e62bd3a82408c1e86c7ac","ref":"refs/heads/main","pushedAt":"2024-03-03T17:44:45.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"fallen","name":"Yann Sionneau","path":"/fallen","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/151032?s=80&v=4"},"commit":{"message":"uartbone: define endianness functions for xpack risc-v newlib nano based toolchain\n\nSigned-off-by: Yann Sionneau <yann@sionneau.net>","shortMessageHtmlLink":"uartbone: define endianness functions for xpack risc-v newlib nano ba…"}}],"hasNextPage":true,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"startCursor":"Y3Vyc29yOnYyOpK7MjAyNC0wOS0xN1QyMToyMTozOC4wMDAwMDBazwAAAAS5AD33","endCursor":"Y3Vyc29yOnYyOpK7MjAyNC0wMy0wM1QxNzo0NDo0NS4wMDAwMDBazwAAAAQLF6ou"}},"title":"Activity · fallen/SucreLA"}