{"payload":{"header_redesign_enabled":false,"results":[{"id":"191934622","archived":false,"color":"#b2b7f8","followers":10,"has_funding_file":false,"hl_name":"franzflasch/leiwand_rv32","hl_trunc_description":"RISC-V RV32I CPU written in verilog","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":191934622,"name":"leiwand_rv32","owner_id":5569703,"owner_login":"franzflasch","updated_at":"2020-07-11T20:47:14.446Z","has_issues":true}},"sponsorable":false,"topics":["fpga","verilog","qemu","yosys","risc-v","ice40","rv32i","oss-fpga"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":104,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Afranzflasch%252Fleiwand_rv32%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/franzflasch/leiwand_rv32/star":{"post":"knpGNfTV22I2qyMPeK6aF4-Yf3GgI78GQTg1JvQCr6V1F4G_Ces-27jCqRcGthzeL2CoCNKZR2hMiv7h0zXh7g"},"/franzflasch/leiwand_rv32/unstar":{"post":"KtjhzC_cauNJ1vkJ090P4VbA-1b_8QWZzNnWA9RAErB0H-IYVODu2Cwmy-GIV_LacHQ68o2fdfhD8HKDmHyHhA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"e-seWz102U4eYKubImENq0jEHe148wyOFTL43AxLSGCmy6GUsp3U4BUzwlrvGUt-BiRo1-fpSaqTjlYelUPeRg"}}},"title":"Repository search results"}