How to simulate disable soft constraints? #218
Unanswered
eliran-arbili
asked this question in
Q&A
Replies: 1 comment
-
|
PyVSC doesn't currently support 'disable soft'. Let me give some consideration to how difficult it would be to support it. |
Beta Was this translation helpful? Give feedback.
0 replies
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
-
Hi,
Is there any way to disable all soft constraints following the rules determined by the SystemVerilog IEEE?
Beta Was this translation helpful? Give feedback.
All reactions