Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Add a note to the HDMA timings about how many tiles you can maximal transfer during VBlank. #569

Merged
merged 4 commits into from
Sep 25, 2024
Merged
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 2 additions & 0 deletions src/CGB_Registers.md
Original file line number Diff line number Diff line change
Expand Up @@ -117,6 +117,8 @@ Purpose or HBlank DMA, that's because there are always 2 bytes
transferred per microsecond (even if the itself program runs it Normal
Speed Mode).

This allows for a transfer of 2280 bytes during VBlank, which is up to 142.5 tiles.

### VRAM Banks

The CGB has twice the VRAM of the DMG, but it is banked and either bank
Expand Down
Loading