Skip to content
This repository has been archived by the owner on Jul 6, 2019. It is now read-only.

Commit

Permalink
k20: Split up interrupt vector tables
Browse files Browse the repository at this point in the history 
It seems there are multiple variants of the K20. Duplicate and correct
iomem and isr to reflect this.
  • Loading branch information
@bgamari
bgamari committed Oct 20, 2014
1 parent 7397ea5 commit a0bcc72
Show file tree
Hide file tree
Showing 7 changed files with 437 additions and 81 deletions.
2 changes: 1 addition & 1 deletion src/zinc/hal/isr.rs
View file
Original file line number Diff line number Diff line change
Expand Up @@ -29,6 +29,6 @@ extern crate core;
#[path="lpc17xx/isr.rs"] pub mod isr_lpc17xx;

#[cfg(mcu_k20)]
#[path="k20/isr.rs"] pub mod isr_k20;
#[path="k20/isr/mod.rs"] pub mod isr_k20;

#[path="../util/lang_items.rs"] mod lang_items;
6 changes: 4 additions & 2 deletions src/zinc/hal/k20/iomem.ld
View file
Original file line number Diff line number Diff line change
Expand Up @@ -70,8 +70,10 @@ PROVIDE(isr_port_d = isr_default_fault);
PROVIDE(isr_port_e = isr_default_fault);
PROVIDE(isr_soft = isr_default_fault);

# This originated from the Freescale K20 Sub-Family Reference Manual
# Document number K20P48M50SF0RM, Rev. 2
/*
* This originated from the Freescale K20 Sub-Family Reference Manual
* Document number K20P48M50SF0RM, Rev. 2
*/

k20_iomem_PERIPH0 = 0x40000000;

Expand Down
134 changes: 134 additions & 0 deletions src/zinc/hal/k20/iomem_50.ld
View file
Original file line number Diff line number Diff line change
@@ -0,0 +1,134 @@
INCLUDE ./src/zinc/hal/cortex_m3/armmem.ld

PROVIDE(isr_dma_0 = isr_default_fault);
PROVIDE(isr_dma_1 = isr_default_fault);
PROVIDE(isr_dma_2 = isr_default_fault);
PROVIDE(isr_dma_3 = isr_default_fault);
PROVIDE(isr_dma_err = isr_default_fault);
PROVIDE(isr_flash_complete = isr_default_fault);
PROVIDE(isr_flash_collision = isr_default_fault);
PROVIDE(isr_low_volt = isr_default_fault);
PROVIDE(isr_llwu = isr_default_fault);
PROVIDE(isr_wdt = isr_default_fault);
PROVIDE(isr_i2c_0 = isr_default_fault);
PROVIDE(isr_spi_0 = isr_default_fault);
PROVIDE(isr_i2s_0 = isr_default_fault);
PROVIDE(isr_i2s_1 = isr_default_fault);
PROVIDE(isr_uart_0_lon = isr_default_fault);
PROVIDE(isr_uart_0_stat = isr_default_fault);
PROVIDE(isr_uart_0_err = isr_default_fault);
PROVIDE(isr_uart_1_stat = isr_default_fault);
PROVIDE(isr_uart_1_err = isr_default_fault);
PROVIDE(isr_uart_2_stat = isr_default_fault);
PROVIDE(isr_uart_2_err = isr_default_fault);
PROVIDE(isr_adc_0 = isr_default_fault);
PROVIDE(isr_cmp_0 = isr_default_fault);
PROVIDE(isr_cmp_1 = isr_default_fault);
PROVIDE(isr_ftm_0 = isr_default_fault);
PROVIDE(isr_ftm_1 = isr_default_fault);
PROVIDE(ist_cmt = isr_default_fault);
PROVIDE(isr_rtc_alarm = isr_default_fault);
PROVIDE(isr_rtc_tick = isr_default_fault);
PROVIDE(isr_pit_0 = isr_default_fault);
PROVIDE(isr_pit_1 = isr_default_fault);
PROVIDE(isr_pit_2 = isr_default_fault);
PROVIDE(isr_pit_3 = isr_default_fault);
PROVIDE(isr_pdb = isr_default_fault);
PROVIDE(isr_usb = isr_default_fault);
PROVIDE(isr_usb_dcd = isr_default_fault);
PROVIDE(isr_tsi = isr_default_fault);
PROVIDE(isr_mcg = isr_default_fault);
PROVIDE(isr_lptimer = isr_default_fault);
PROVIDE(isr_port_a = isr_default_fault);
PROVIDE(isr_port_b = isr_default_fault);
PROVIDE(isr_port_c = isr_default_fault);
PROVIDE(isr_port_d = isr_default_fault);
PROVIDE(isr_port_e = isr_default_fault);
PROVIDE(isr_soft = isr_default_fault);

/*
* This originated from the Freescale K20 Sub-Family Reference Manual
* Document number K20P48M50SF0RM, Rev. 2
*/

k20_iomem_PERIPH0 = 0x40000000;

k20_iomem_CROSSBAR = 0x40004000;

k20_iomem_DMACON = 0x40008000;
k20_iomem_DMATCD = 0x40009000;

k20_iomem_FLASHCON = 0x4001F000;
k20_iomem_FLASH = 0x40020000;
k20_iomem_DMAMUX0 = 0x40021000;

k20_iomem_CAN0 = 0x40024000;

k20_iomem_SPI0 = 0x4002C000;
k20_iomem_SPI1 = 0x4002D000;
k20_iomem_I2S0 = 0x4002F000;

k20_iomem_CRC = 0x40032000;

k20_iomem_USBDCD = 0x40035000;
k20_iomem_PDB = 0x40036000;
k20_iomem_PIT = 0x40037000;
k20_iomem_FTM0 = 0x40038000;
k20_iomem_FTM1 = 0x40039000;

k20_iomem_ADC0 = 0x4003B000;

k20_iomem_RTC = 0x4003D000;
k20_iomem_VBAT = 0x4003E000;

k20_iomem_LPTMR = 0x40040000;
k20_iomem_SYSREG = 0x40041000;

k20_iomem_TSI = 0x40045000;

k20_iomem_SIM = 0x40047000;
k20_iomem_PORTA = 0x40049000;
k20_iomem_PORTB = 0x4004A000;
k20_iomem_PORTC = 0x4004B000;
k20_iomem_PORTD = 0x4004C000;
k20_iomem_PORTE = 0x4004D000;

k20_iomem_WDINT = 0x40052000;

k20_iomem_WDEXT = 0x40061000;
k20_iomem_CMT = 0x40062000;

k20_iomem_MCG = 0x40064000;
k20_iomem_OSC = 0x40065000;
k20_iomem_I2C0 = 0x40066000;
k20_iomem_I2C1 = 0x40067000;

k20_iomem_UART0 = 0x4006A000;
k20_iomem_UART1 = 0x4006B000;
k20_iomem_UART2 = 0x4006C000;

k20_iomem_USB = 0x40072000;
k20_iomem_CMP = 0x40073000;
k20_iomem_VREF = 0x40074000;

k20_iomem_LLWU = 0x4007C000;
k20_iomem_PMC = 0x4007D000;
k20_iomem_SMC = 0x4007E000;
k20_iomem_RCM = 0x4007F000;


k20_iomem_PERIPH1 = 0x40080000;

k20_iomem_FTM2 = 0x400B8000;

k20_iomem_ADC1 = 0x400BB000;

k20_iomem_DAC0 = 0x400CC000;

k20_iomem_GPIOA = 0x400ff000;
k20_iomem_GPIOB = 0x400ff040;
k20_iomem_GPIOC = 0x400ff080;
k20_iomem_GPIOD = 0x400ff0C0;
k20_iomem_GPIOE = 0x400ff100;

k20_iomem_WDOG = 0x40052000;
153 changes: 153 additions & 0 deletions src/zinc/hal/k20/iomem_72.ld
View file
Original file line number Diff line number Diff line change
@@ -0,0 +1,153 @@
INCLUDE ./src/zinc/hal/cortex_m3/armmem.ld

PROVIDE(isr_dma_0 = isr_default_fault);
PROVIDE(isr_dma_1 = isr_default_fault);
PROVIDE(isr_dma_2 = isr_default_fault);
PROVIDE(isr_dma_3 = isr_default_fault);
PROVIDE(isr_dma_4 = isr_default_fault);
PROVIDE(isr_dma_5 = isr_default_fault);
PROVIDE(isr_dma_6 = isr_default_fault);
PROVIDE(isr_dma_7 = isr_default_fault);
PROVIDE(isr_dma_8 = isr_default_fault);
PROVIDE(isr_dma_9 = isr_default_fault);
PROVIDE(isr_dma_10 = isr_default_fault);
PROVIDE(isr_dma_11 = isr_default_fault);
PROVIDE(isr_dma_12 = isr_default_fault);
PROVIDE(isr_dma_13 = isr_default_fault);
PROVIDE(isr_dma_14 = isr_default_fault);
PROVIDE(isr_dma_15 = isr_default_fault);
PROVIDE(isr_dma_err = isr_default_fault);
PROVIDE(isr_flash_complete = isr_default_fault);
PROVIDE(isr_flash_collision = isr_default_fault);
PROVIDE(isr_low_volt = isr_default_fault);
PROVIDE(isr_llwu = isr_default_fault);
PROVIDE(isr_wdt = isr_default_fault);
PROVIDE(isr_i2c_0 = isr_default_fault);
PROVIDE(isr_i2c_1 = isr_default_fault);
PROVIDE(isr_spi_0 = isr_default_fault);
PROVIDE(isr_spi_1 = isr_default_fault);
PROVIDE(isr_can_0_msg = isr_default_fault);
PROVIDE(isr_can_0_bus = isr_default_fault);
PROVIDE(isr_can_0_err = isr_default_fault);
PROVIDE(isr_can_0_tx = isr_default_fault);
PROVIDE(isr_can_0_rx = isr_default_fault);
PROVIDE(isr_can_0_wake = isr_default_fault);
PROVIDE(isr_i2s_0_tx = isr_default_fault);
PROVIDE(isr_i2s_0_rx = isr_default_fault);
PROVIDE(isr_uart_0_lon = isr_default_fault);
PROVIDE(isr_uart_0_stat = isr_default_fault);
PROVIDE(isr_uart_0_err = isr_default_fault);
PROVIDE(isr_uart_1_stat = isr_default_fault);
PROVIDE(isr_uart_1_err = isr_default_fault);
PROVIDE(isr_uart_2_stat = isr_default_fault);
PROVIDE(isr_uart_2_err = isr_default_fault);
PROVIDE(isr_adc_0 = isr_default_fault);
PROVIDE(isr_adc_1 = isr_default_fault);
PROVIDE(isr_cmp_0 = isr_default_fault);
PROVIDE(isr_cmp_1 = isr_default_fault);
PROVIDE(isr_cmp_2 = isr_default_fault);
PROVIDE(isr_ftm_0 = isr_default_fault);
PROVIDE(isr_ftm_1 = isr_default_fault);
PROVIDE(isr_ftm_2 = isr_default_fault);
PROVIDE(ist_cmt = isr_default_fault);
PROVIDE(isr_rtc_alarm = isr_default_fault);
PROVIDE(isr_rtc_tick = isr_default_fault);
PROVIDE(isr_pit_0 = isr_default_fault);
PROVIDE(isr_pit_1 = isr_default_fault);
PROVIDE(isr_pit_2 = isr_default_fault);
PROVIDE(isr_pit_3 = isr_default_fault);
PROVIDE(isr_pdb = isr_default_fault);
PROVIDE(isr_usb = isr_default_fault);
PROVIDE(isr_usb_dcd = isr_default_fault);
PROVIDE(isr_dac_0 = isr_default_fault);
PROVIDE(isr_tsi = isr_default_fault);
PROVIDE(isr_mcg = isr_default_fault);
PROVIDE(isr_lptimer = isr_default_fault);
PROVIDE(isr_port_a = isr_default_fault);
PROVIDE(isr_port_b = isr_default_fault);
PROVIDE(isr_port_c = isr_default_fault);
PROVIDE(isr_port_d = isr_default_fault);
PROVIDE(isr_port_e = isr_default_fault);
PROVIDE(isr_soft = isr_default_fault);

k20_iomem_PERIPH0 = 0x40000000;

k20_iomem_CROSSBAR = 0x40004000;

k20_iomem_DMACON = 0x40008000;
k20_iomem_DMATCD = 0x40009000;

k20_iomem_FLASHCON = 0x4001F000;
k20_iomem_FLASH = 0x40020000;
k20_iomem_DMAMUX0 = 0x40021000;

k20_iomem_CAN0 = 0x40024000;

k20_iomem_SPI0 = 0x4002C000;
k20_iomem_SPI1 = 0x4002D000;
k20_iomem_I2S0 = 0x4002F000;

k20_iomem_CRC = 0x40032000;

k20_iomem_USBDCD = 0x40035000;
k20_iomem_PDB = 0x40036000;
k20_iomem_PIT = 0x40037000;
k20_iomem_FTM0 = 0x40038000;
k20_iomem_FTM1 = 0x40039000;

k20_iomem_ADC0 = 0x4003B000;

k20_iomem_RTC = 0x4003D000;
k20_iomem_VBAT = 0x4003E000;

k20_iomem_LPTMR = 0x40040000;
k20_iomem_SYSREG = 0x40041000;

k20_iomem_TSI = 0x40045000;

k20_iomem_SIM = 0x40047000;
k20_iomem_PORTA = 0x40049000;
k20_iomem_PORTB = 0x4004A000;
k20_iomem_PORTC = 0x4004B000;
k20_iomem_PORTD = 0x4004C000;
k20_iomem_PORTE = 0x4004D000;

k20_iomem_WDINT = 0x40052000;

k20_iomem_WDEXT = 0x40061000;
k20_iomem_CMT = 0x40062000;

k20_iomem_MCG = 0x40064000;
k20_iomem_OSC = 0x40065000;
k20_iomem_I2C0 = 0x40066000;
k20_iomem_I2C1 = 0x40067000;

k20_iomem_UART0 = 0x4006A000;
k20_iomem_UART1 = 0x4006B000;
k20_iomem_UART2 = 0x4006C000;

k20_iomem_USB = 0x40072000;
k20_iomem_CMP = 0x40073000;
k20_iomem_VREF = 0x40074000;

k20_iomem_LLWU = 0x4007C000;
k20_iomem_PMC = 0x4007D000;
k20_iomem_SMC = 0x4007E000;
k20_iomem_RCM = 0x4007F000;


k20_iomem_PERIPH1 = 0x40080000;

k20_iomem_FTM2 = 0x400B8000;

k20_iomem_ADC1 = 0x400BB000;

k20_iomem_DAC0 = 0x400CC000;

k20_iomem_GPIOA = 0x400ff000;
k20_iomem_GPIOB = 0x400ff040;
k20_iomem_GPIOC = 0x400ff080;
k20_iomem_GPIOD = 0x400ff0C0;
k20_iomem_GPIOE = 0x400ff100;

k20_iomem_WDOG = 0x40052000;
Loading

0 comments on commit a0bcc72

Please sign in to comment.