Skip to content

A simulator for an out-of-order pipelined Micro Processor (CPU), having Multiple Functional Units, supporting all common types of instructions, and functionalities like the Load-Store Queue (LSQ), ReOrder Buffer (ROB), and the Issue Queue (IQ), along with Register Renaming

Notifications You must be signed in to change notification settings

harshitv95/Pipelined-MultiStaged-Processor-Simulator-2

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

29 Commits
 
 
 
 
 
 
 
 

About

A simulator for an out-of-order pipelined Micro Processor (CPU), having Multiple Functional Units, supporting all common types of instructions, and functionalities like the Load-Store Queue (LSQ), ReOrder Buffer (ROB), and the Issue Queue (IQ), along with Register Renaming

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Contributors 3

  •  
  •  
  •  

Languages