component.xml

<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>hellgate</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>csi2_2_lane_rx</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>video</spirit:name>
      <spirit:displayName>video</spirit:displayName>
      <spirit:description>AXI4 Stream Video Output</spirit:description>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>video_tdata_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>video_tlast_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>video_tuser_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>video_tvalid_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>video_tready_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>csi2_csr</spirit:name>
      <spirit:displayName>csi2_csr</spirit:displayName>
      <spirit:description>AXI4-Lite CSR</spirit:description>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="csi2_csr"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>csi2_csr_awaddr_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>csi2_csr_awvalid_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>csi2_csr_awready_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>csi2_csr_wdata_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>csi2_csr_wstrb_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>csi2_csr_wvalid_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>csi2_csr_wready_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>csi2_csr_bresp_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>csi2_csr_bvalid_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>csi2_csr_bready_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>csi2_csr_araddr_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>csi2_csr_arvalid_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>csi2_csr_arready_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>csi2_csr_rdata_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>csi2_csr_rresp_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>csi2_csr_rvalid_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>csi2_csr_rready_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>sccb_ctrl</spirit:name>
      <spirit:displayName>sccb_ctrl</spirit:displayName>
      <spirit:description>AXI4-Lite Accsess to Sensor Registers</spirit:description>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="sccb_ctrl"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sccb_ctrl_awaddr_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sccb_ctrl_awvalid_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sccb_ctrl_awready_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sccb_ctrl_wdata_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sccb_ctrl_wstrb_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sccb_ctrl_wvalid_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sccb_ctrl_wready_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sccb_ctrl_bresp_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sccb_ctrl_bvalid_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sccb_ctrl_bready_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sccb_ctrl_araddr_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sccb_ctrl_arvalid_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sccb_ctrl_arready_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sccb_ctrl_rdata_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sccb_ctrl_rresp_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sccb_ctrl_rvalid_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sccb_ctrl_rready_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ref_clk_i</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ref_clk_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.REF_CLK_I.ASSOCIATED_RESET">ref_rst_i</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>px_clk_i</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>px_clk_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.PX_CLK_I.ASSOCIATED_RESET">px_rst_i</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.PX_CLK_I.ASSOCIATED_BUSIF">video:csi2_csr:sccb_ctrl</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ref_rst_i</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ref_rst_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>px_rst_i</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>px_rst_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>csi2_csr</spirit:name>
      <spirit:displayName>csi2_csr</spirit:displayName>
      <spirit:description>Control and Status Registers</spirit:description>
      <spirit:addressBlock>
        <spirit:name>csi2_csr</spirit:name>
        <spirit:displayName>csi2_csr</spirit:displayName>
        <spirit:description>Control and Status Registers</spirit:description>
        <spirit:baseAddress spirit:format="long">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">0</spirit:width>
      </spirit:addressBlock>
    </spirit:memoryMap>
    <spirit:memoryMap>
      <spirit:name>sccb_ctrl</spirit:name>
      <spirit:displayName>sccb_ctrl</spirit:displayName>
      <spirit:description>Accsess to Sensor CSR</spirit:description>
      <spirit:addressBlock>
        <spirit:name>sccb_ctrl</spirit:name>
        <spirit:displayName>sccb_ctrl</spirit:displayName>
        <spirit:description>Accsess to Sensor CSR</spirit:description>
        <spirit:baseAddress spirit:format="long">0</spirit:baseAddress>
        <spirit:range spirit:format="long">65536</spirit:range>
        <spirit:width spirit:format="long">0</spirit:width>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>SystemVerilog</spirit:language>
        <spirit:modelName>csi2_2_lane_rx_wrap</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>ca981747</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>SystemVerilog</spirit:language>
        <spirit:modelName>csi2_2_lane_rx_wrap</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>ca981747</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>14bbcae2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>ref_clk_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>px_clk_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ref_rst_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>px_rst_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dphy_clk_p_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dphy_clk_n_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dphy_lp_clk_p_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dphy_lp_clk_n_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dphy_data_p_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dphy_lp_data_p_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dphy_data_n_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dphy_lp_data_n_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sccb_ctrl_awvalid_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sccb_ctrl_awready_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sccb_ctrl_awaddr_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sccb_ctrl_wvalid_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sccb_ctrl_wready_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sccb_ctrl_wdata_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sccb_ctrl_wstrb_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sccb_ctrl_bvalid_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sccb_ctrl_bready_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sccb_ctrl_bresp_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sccb_ctrl_arvalid_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sccb_ctrl_arready_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sccb_ctrl_araddr_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sccb_ctrl_rvalid_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sccb_ctrl_rready_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sccb_ctrl_rdata_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sccb_ctrl_rresp_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>csi2_csr_awvalid_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>csi2_csr_awready_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>csi2_csr_awaddr_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>csi2_csr_wvalid_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>csi2_csr_wready_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>csi2_csr_wdata_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>csi2_csr_wstrb_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>csi2_csr_bvalid_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>csi2_csr_bready_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>csi2_csr_bresp_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>csi2_csr_arvalid_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>csi2_csr_arready_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>csi2_csr_araddr_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>csi2_csr_rvalid_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>csi2_csr_rready_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>csi2_csr_rdata_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>csi2_csr_rresp_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>video_tready_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>video_tdata_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>video_tvalid_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>video_tuser_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>video_tlast_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sccb_sda_io</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sccb_scl_io</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cam_pwup_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>CONTINIOUS_VALID</spirit:name>
        <spirit:displayName>Continious Valid</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.CONTINIOUS_VALID">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>FRAMES_TO_IGNORE</spirit:name>
        <spirit:displayName>Frames To Ignore</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.FRAMES_TO_IGNORE">20</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>lib/axi4_lib/src/utility/axi4_lite_adapter.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lib/axi4_lib/src/interface/axi4_lite_if.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lib/axi4_lib/src/utility/axi4_lite_simple_mux.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lib/fifo_lib/src/axi4_stream_fifo.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lib/axi4_lib/src/interface/axi4_stream_if.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lib/fifo_lib/src/bin2gray.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ov5640_init_pkg.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ov5640_1080p30_pkg.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/cam_pwup.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/clk_detect.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip/crc_calc/src/crc_calc.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/csi2_crc_calc.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/csi2_csr_pkg.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/csi2_csr.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/csi2_data_types_pkg.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/csi2_err_bit_pos_pkg.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/csi2_hamming_dec.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/csi2_pkt_handler.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/csi2_px_serializer.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/csi2_raw10_32b_40b_gbx.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/csi2_rx.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/csi2_stat_acc.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/csi2_to_axi4_stream.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lib/fifo_lib/src/dc_fifo.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dphy_32b_map.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dphy_byte_align.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dphy_hs_clk_rx.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dphy_hs_data_rx.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dphy_settle_ignore.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dphy_slave.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dphy_word_align.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip/dual_port_ram/src/dual_port_ram.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lib/fifo_lib/src/gray2bin.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lib/i2c_lib/src/i2c_master_pkg.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lib/i2c_lib/src/i2c_master_phy.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/sccb_master.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/csi2_2_lane_rx_wrap.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_daa55b09</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>lib/axi4_lib/src/utility/axi4_lite_adapter.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lib/axi4_lib/src/interface/axi4_lite_if.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lib/axi4_lib/src/utility/axi4_lite_simple_mux.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lib/fifo_lib/src/axi4_stream_fifo.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lib/axi4_lib/src/interface/axi4_stream_if.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lib/fifo_lib/src/bin2gray.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ov5640_init_pkg.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ov5640_1080p30_pkg.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/cam_pwup.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/clk_detect.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip/crc_calc/src/crc_calc.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/csi2_crc_calc.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/csi2_csr_pkg.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/csi2_csr.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/csi2_data_types_pkg.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/csi2_err_bit_pos_pkg.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/csi2_hamming_dec.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/csi2_pkt_handler.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/csi2_px_serializer.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/csi2_raw10_32b_40b_gbx.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/csi2_rx.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/csi2_stat_acc.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/csi2_to_axi4_stream.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lib/fifo_lib/src/dc_fifo.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dphy_32b_map.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dphy_byte_align.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dphy_hs_clk_rx.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dphy_hs_data_rx.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dphy_settle_ignore.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dphy_slave.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dphy_word_align.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip/dual_port_ram/src/dual_port_ram.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lib/fifo_lib/src/gray2bin.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lib/i2c_lib/src/i2c_master_pkg.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lib/i2c_lib/src/i2c_master_phy.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/sccb_master.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/csi2_2_lane_rx_wrap.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/csi2_2_lane_rx_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_14bbcae2</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>CSI-2 2 Lane RX</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">csi2_2_lane_rx_wrap_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CONTINIOUS_VALID</spirit:name>
      <spirit:displayName>Continious Valid</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CONTINIOUS_VALID">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>FRAMES_TO_IGNORE</spirit:name>
      <spirit:displayName>Frames To Ignore</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.FRAMES_TO_IGNORE">20</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>CSI-2 2 Lane RX</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:vendorDisplayName>hellgate202</xilinx:vendorDisplayName>
      <xilinx:vendorURL>https://github.com/hellgate202</xilinx:vendorURL>
      <xilinx:coreRevision>18</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2020-04-06T12:48:03Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31b27a58_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8cafe23_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3395105a_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@258d6c81_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c6260f1_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d261b9f_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e495bbd_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7952dbd5_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@406f670b_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51bf6266_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25dbdba7_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62f5a74d_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@502c37a2_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ee814a6_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e32d164_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dac235f_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57f4bec2_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f8581a6_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14c8c5d1_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15979e29_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22692f84_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a2b705a_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@336adde9_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d7d3353_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f52e4f9_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@475b5942_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67be9c06_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bc1a062_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fda5768_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1558bdd_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e093c22_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2efa9863_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e53a6f3_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@583763e7_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d7382cc_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42d79425_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ae73957_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16b5857f_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cec9e2d_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@151f5670_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6931c392_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53b6efe4_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@207e4bed_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3233138_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10f3b37e_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3159d0ee_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77353650_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28c1413b_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32791dd5_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a84f78b_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@318baa44_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41230387_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7406509a_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f2bb993_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e57522b_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fb189d2_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a3d5762_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@631f05c_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78e49300_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@364b4262_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2247d415_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b09698a_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@635d6b19_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@331c5889_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c95f059_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bbf223d_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@351a794e_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18dd0b9f_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@294b727f_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2980b9c9_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f6a371_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c0774c5_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@320b869_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e0ee865_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b28bcb9_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16407bec_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35ed5c13_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56595463_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3176c01a_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41a5c45f_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20f68d5a_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64f3f7ca_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1096dda6_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72d3694b_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68a07717_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@602fb9d9_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c98da01_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62668b0f_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9113a92_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@713f4ab4_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14cfc2a9_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17bd013d_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bd54cce_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33ef9618_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f6b9bf5_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dc9f124_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f4f0a88_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6de560af_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17f7e6b2_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e7c41b0_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73017707_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dbfec84_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f074fa_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b2fb463_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ef33c80_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76033f41_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b4b4447_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fa74108_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71667db8_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fafadab_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69fd27ce_ARCHIVE_LOCATION">/home/liv/fpga/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@766c48b2_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29d18a2d_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44416019_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15a5716b_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@353be0b7_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12170288_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@479673b7_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@668170d2_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31f94eae_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ddbb7cb_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68e07dba_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fe8e9af_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@678050eb_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@599d388c_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@726a1e1_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@199440f_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54235762_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fa9bfbe_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6929ea51_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f882d06_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41b4e0fc_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ab5bc57_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ea22846_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d360fc4_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59396ca7_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78a722b8_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a2f4ea_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e057451_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17c50d31_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a8fdd72_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31ed1909_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8d8042a_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@364cf1c5_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f93e8a7_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@348d2e94_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c93455c_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55ab6231_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@264059f3_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e225b00_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e3d1b6c_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f292dcc_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b702651_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7581e4f5_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c278c51_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bac29a2_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21b8cc1_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bc66b31_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ff74a45_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@586ba5a0_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72312861_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e9af1bf_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@354df225_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67063b95_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b3482d1_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cf1b839_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61bcbb3b_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4066cdb1_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68d18e5f_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33f68450_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24b56731_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@535b9e4e_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16d69bbd_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@85794c0_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@785a61ba_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f5c8092_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d9ab886_ARCHIVE_LOCATION">/home/liv/fpga/PandaCam/ip/csi2_rx</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="9c1e0da6"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="d3cfb502"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="f7ed1183"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="891fde35"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="10317e12"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="3899fb82"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>