{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":857130632,"defaultBranch":"master","name":"lfsr-vhdl","ownerLogin":"howerj","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2024-09-13T21:40:14.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/1807662?v=4","public":true,"private":false,"isOrgOwned":false},"refInfo":{"name":"","listCacheKey":"v0:1726263847.0","currentOid":""},"activityList":{"items":[{"before":"7b50ead7562dbee3ca64d524ad4adcaa176367be","after":"534fb133edde7a4d991cf9a9fc80f517e7e2c817","ref":"refs/heads/master","pushedAt":"2024-09-19T22:05:58.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"howerj","name":"James","path":"/howerj","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1807662?s=80&v=4"},"commit":{"message":"147.876MHz: Updated signal list\n\nThe signal list in `signals.tcl` has been updated, making for a more\npleasant viewing experience in GTKWave.\n\n+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+\n| Module | Partition | Slices* | Slice Reg | LUTs | LUTRAM | BRAM/FIFO | DSP48A1 | BUFG | BUFIO | BUFR | DCM | PLL_ADV | Full Hierarchical |\n+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+\n| top/ | | 3/49 | 9/104 | 1/144 | 0/0 | 0/8 | 0/0 | 1/1 | 0/0 | 0/0 | 0/0 | 0/0 | top |\n| +system | | 0/25 | 0/46 | 0/74 | 0/0 | 0/8 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | top/system |\n| ++bram | | 0/0 | 0/0 | 0/0 | 0/0 | 8/8 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | top/system/bram |\n| ++cpu | | 25/25 | 46/46 | 74/74 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | top/system/cpu |\n| +uart_rx_0 | | 11/11 | 24/24 | 39/39 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | top/uart_rx_0 |\n| +uart_tx_0 | | 10/10 | 25/25 | 30/30 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | top/uart_tx_0 |\n+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+","shortMessageHtmlLink":"147.876MHz: Updated signal list"}},{"before":"e06701a174dd3b02b9f5081823b1410ac9ca9cf4","after":"7b50ead7562dbee3ca64d524ad4adcaa176367be","ref":"refs/heads/master","pushedAt":"2024-09-19T21:43:37.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"howerj","name":"James","path":"/howerj","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1807662?s=80&v=4"},"commit":{"message":"147.876MHz: Swapped AND and XOR instructions around\n\nThis simple change allows all zeroes to represent a NOP. That's the\nreason for this change.\n\n+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+\n| Module | Partition | Slices* | Slice Reg | LUTs | LUTRAM | BRAM/FIFO | DSP48A1 | BUFG | BUFIO | BUFR | DCM | PLL_ADV | Full Hierarchical |\n+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+\n| top/ | | 3/49 | 9/104 | 1/144 | 0/0 | 0/8 | 0/0 | 1/1 | 0/0 | 0/0 | 0/0 | 0/0 | top |\n| +system | | 0/25 | 0/46 | 0/74 | 0/0 | 0/8 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | top/system |\n| ++bram | | 0/0 | 0/0 | 0/0 | 0/0 | 8/8 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | top/system/bram |\n| ++cpu | | 25/25 | 46/46 | 74/74 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | top/system/cpu |\n| +uart_rx_0 | | 11/11 | 24/24 | 39/39 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | top/uart_rx_0 |\n| +uart_tx_0 | | 10/10 | 25/25 | 30/30 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | top/uart_tx_0 |\n+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+","shortMessageHtmlLink":"147.876MHz: Swapped AND and XOR instructions around"}},{"before":"7dc4c9b7e03082364b09540bb2d97105d2858d0b","after":"e06701a174dd3b02b9f5081823b1410ac9ca9cf4","ref":"refs/heads/master","pushedAt":"2024-09-19T21:32:10.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"howerj","name":"James","path":"/howerj","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1807662?s=80&v=4"},"commit":{"message":"147.876MHz: Halt state, smaller CPU, ...\n\n* Documentation has been improved\n* The reset and halt states have been removed, and a halt is now\n signalled in the same fashion as the C simulator, however it is\n removed by default in the actual synthesized design.\n* More assertions\n\n+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+\n| Module | Partition | Slices* | Slice Reg | LUTs | LUTRAM | BRAM/FIFO | DSP48A1 | BUFG | BUFIO | BUFR | DCM | PLL_ADV | Full Hierarchical |\n+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+\n| top/ | | 3/49 | 9/104 | 1/144 | 0/0 | 0/8 | 0/0 | 1/1 | 0/0 | 0/0 | 0/0 | 0/0 | top |\n| +system | | 0/25 | 0/46 | 0/74 | 0/0 | 0/8 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | top/system |\n| ++bram | | 0/0 | 0/0 | 0/0 | 0/0 | 8/8 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | top/system/bram |\n| ++cpu | | 25/25 | 46/46 | 74/74 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | top/system/cpu |\n| +uart_rx_0 | | 11/11 | 24/24 | 39/39 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | top/uart_rx_0 |\n| +uart_tx_0 | | 10/10 | 25/25 | 30/30 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | top/uart_tx_0 |\n+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+","shortMessageHtmlLink":"147.876MHz: Halt state, smaller CPU, ..."}},{"before":"96a4eda2c4f748ff88352d42e9780c6b192d78f0","after":"7dc4c9b7e03082364b09540bb2d97105d2858d0b","ref":"refs/heads/master","pushedAt":"2024-09-19T18:06:38.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"howerj","name":"James","path":"/howerj","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1807662?s=80&v=4"},"commit":{"message":"151.768MHz: documentation, debugging output\n\n* The documentation has been improved for the project. There is a little\n more to do, but not much.\n* Debug output/tracing for the C VM and the VHDL test-bench now looks\n the same, you can even see that they do the exact same thing (until\n the input from one differs compared to the other, then they diverge,\n this is caused by different line ending input).\n\n+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+\n| Module | Partition | Slices* | Slice Reg | LUTs | LUTRAM | BRAM/FIFO | DSP48A1 | BUFG | BUFIO | BUFR | DCM | PLL_ADV | Full Hierarchical |\n+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+\n| top/ | | 3/53 | 9/105 | 1/151 | 0/0 | 0/8 | 0/0 | 1/1 | 0/0 | 0/0 | 0/0 | 0/0 | top |\n| +system | | 0/27 | 0/47 | 0/85 | 0/0 | 0/8 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | top/system |\n| ++bram | | 0/0 | 0/0 | 0/0 | 0/0 | 8/8 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | top/system/bram |\n| ++cpu | | 27/27 | 47/47 | 85/85 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | top/system/cpu |\n| +uart_rx_0 | | 12/12 | 24/24 | 39/39 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | top/uart_rx_0 |\n| +uart_tx_0 | | 11/11 | 25/25 | 26/26 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | top/uart_tx_0 |\n+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+","shortMessageHtmlLink":"151.768MHz: documentation, debugging output"}},{"before":"b13934ec96eb8cc902b6b6ebe90d1c8d7b3629b0","after":"96a4eda2c4f748ff88352d42e9780c6b192d78f0","ref":"refs/heads/master","pushedAt":"2024-09-18T21:55:42.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"howerj","name":"James","path":"/howerj","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1807662?s=80&v=4"},"commit":{"message":"151.768MHz: Minor changes only\n\nA few minor changes; a commented out non-working HALT mechanism that\nwill need to be fixed, removal of old code, ...\n\n+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+\n| Module | Partition | Slices* | Slice Reg | LUTs | LUTRAM | BRAM/FIFO | DSP48A1 | BUFG | BUFIO | BUFR | DCM | PLL_ADV | Full Hierarchical |\n+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+\n| top/ | | 3/53 | 9/105 | 1/151 | 0/0 | 0/8 | 0/0 | 1/1 | 0/0 | 0/0 | 0/0 | 0/0 | top |\n| +system | | 0/27 | 0/47 | 0/85 | 0/0 | 0/8 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | top/system |\n| ++bram | | 0/0 | 0/0 | 0/0 | 0/0 | 8/8 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | top/system/bram |\n| ++cpu | | 27/27 | 47/47 | 85/85 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | top/system/cpu |\n| +uart_rx_0 | | 12/12 | 24/24 | 39/39 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | top/uart_rx_0 |\n| +uart_tx_0 | | 11/11 | 25/25 | 26/26 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | top/uart_tx_0 |\n+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+","shortMessageHtmlLink":"151.768MHz: Minor changes only"}},{"before":"e50e40e501a7deb0b4d2df54934cff6c4139d95d","after":"b13934ec96eb8cc902b6b6ebe90d1c8d7b3629b0","ref":"refs/heads/master","pushedAt":"2024-09-18T20:41:45.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"howerj","name":"James","path":"/howerj","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1807662?s=80&v=4"},"commit":{"message":"151.768MHz: SM changes, TODOs, LFSR poly gen\n\n* The system now uses a LFSR that is generated from a polynomial, it\n needs testing with certain polynomials to make sure it is correct\n (specifically ones where the high bit is not set).\n* Input and output have been tested and are working.\n* `subleq.vhd` has been removed, it is no longer needed.\n* Some `TODO` comments have been removed as they have been completed,\n such as printing out the ALU operation name during debugging\n* The system is slightly smaller.\n* The state-machine is slightly more efficient, the program counter is\n `S_NEXT` is skipped for ALU operations that are not LOAD/STORE as the\n operation of `S_NEXT` is performed during `S_ALU` if needed, this\n speeds up things.\n* The eForth image in `lfsr.hex` has been updated from the main project\n at .\n\n+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+\n| Module | Partition | Slices* | Slice Reg | LUTs | LUTRAM | BRAM/FIFO | DSP48A1 | BUFG | BUFIO | BUFR | DCM | PLL_ADV | Full Hierarchical |\n+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+\n| top/ | | 3/53 | 9/105 | 1/151 | 0/0 | 0/8 | 0/0 | 1/1 | 0/0 | 0/0 | 0/0 | 0/0 | top |\n| +system | | 0/27 | 0/47 | 0/85 | 0/0 | 0/8 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | top/system |\n| ++bram | | 0/0 | 0/0 | 0/0 | 0/0 | 8/8 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | top/system/bram |\n| ++cpu | | 27/27 | 47/47 | 85/85 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | top/system/cpu |\n| +uart_rx_0 | | 12/12 | 24/24 | 39/39 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | top/uart_rx_0 |\n| +uart_tx_0 | | 11/11 | 25/25 | 26/26 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | top/uart_tx_0 |\n+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+","shortMessageHtmlLink":"151.768MHz: SM changes, TODOs, LFSR poly gen"}},{"before":"2705a13ee57cea797d344ed3068af6c67af81d65","after":"e50e40e501a7deb0b4d2df54934cff6c4139d95d","ref":"refs/heads/master","pushedAt":"2024-09-18T18:13:36.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"howerj","name":"James","path":"/howerj","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1807662?s=80&v=4"},"commit":{"message":"150.371MHz: First working version\n\nThis is the first working version of the CPU, working in that it works\nunder simulation and there is nothing obviously wrong when the project\nundergoes synthesis under Xilinx ISE 14.7 (that ancient beast), alas I\nlack an FPGA board to test this on. The system needs improvement still,\nbut works! Forth comes out and Forth goes in!\n\n+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+\n| Module | Partition | Slices* | Slice Reg | LUTs | LUTRAM | BRAM/FIFO | DSP48A1 | BUFG | BUFIO | BUFR | DCM | PLL_ADV | Full Hierarchical |\n+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+\n| top/ | | 3/56 | 9/105 | 0/151 | 0/0 | 0/8 | 0/0 | 1/1 | 0/0 | 0/0 | 0/0 | 0/0 | top |\n| +system | | 0/28 | 0/47 | 0/86 | 0/0 | 0/8 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | top/system |\n| ++bram | | 0/0 | 0/0 | 0/0 | 0/0 | 8/8 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | top/system/bram |\n| ++cpu | | 28/28 | 47/47 | 86/86 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | top/system/cpu |\n| +uart_rx_0 | | 12/12 | 24/24 | 39/39 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | top/uart_rx_0 |\n| +uart_tx_0 | | 13/13 | 25/25 | 26/26 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | top/uart_tx_0 |\n+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+","shortMessageHtmlLink":"150.371MHz: First working version"}},{"before":"cd4a7fe50d195d9dea0a6091e1d0f324487a7611","after":"2705a13ee57cea797d344ed3068af6c67af81d65","ref":"refs/heads/master","pushedAt":"2024-09-18T17:01:39.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"howerj","name":"James","path":"/howerj","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1807662?s=80&v=4"},"commit":{"message":"Still not working, much better though\n\nThe system is still not working, but it is doing something, there is now\njust a lot of debugging to do in order to get it working. The LFSR has\nbeen implemented as a program counter and it appears to be doing the\nright thing, all the pieces are here.","shortMessageHtmlLink":"Still not working, much better though"}},{"before":"07c936cf35005f666af1dc35a3f302ec6539f7ab","after":"cd4a7fe50d195d9dea0a6091e1d0f324487a7611","ref":"refs/heads/master","pushedAt":"2024-09-17T19:24:30.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"howerj","name":"James","path":"/howerj","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1807662?s=80&v=4"},"commit":{"message":"Still not working, Project simulates\n\n* More TODO comments have been added\n* The project builds and simulates, it is still not working\n* I have a general idea of what I want to do and how things will work,\nbut there are still sections that need implementing before debugging can\ncommence.","shortMessageHtmlLink":"Still not working, Project simulates"}},{"before":null,"after":"07c936cf35005f666af1dc35a3f302ec6539f7ab","ref":"refs/heads/master","pushedAt":"2024-09-13T21:44:07.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"howerj","name":"James","path":"/howerj","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1807662?s=80&v=4"},"commit":{"message":"Initial, non-working, commit\n\nThis commit adds the skeleton for the project and some non-working (not\neven compiling) code.","shortMessageHtmlLink":"Initial, non-working, commit"}}],"hasNextPage":false,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAEu1ueggA","startCursor":null,"endCursor":null}},"title":"Activity ยท howerj/lfsr-vhdl"}