Skip to content

Actions: intel/intel-xpu-backend-for-triton

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
3,687 workflow run results
3,687 workflow run results

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Lower block pointer tt.load to 2DBlockRead
Build and test #1105: Pull request #959 synchronize by whitneywhtsang
April 25, 2024 23:50 33m 46s liyang/2dload-to-llvm
April 25, 2024 23:50 33m 46s
Triton wheels
Triton wheels #52: Scheduled
April 25, 2024 23:07 4m 6s llvm-target
April 25, 2024 23:07 4m 6s
Merge OpenAI Triton commit ef6f914
Build and test #1102: Pull request #971 synchronize by whitneywhtsang
April 25, 2024 19:27 32m 57s whitneywhtsang/merge
April 25, 2024 19:27 32m 57s
Merge OpenAI Triton commit ef6f914
Build and test #1101: Pull request #971 synchronize by whitneywhtsang
April 25, 2024 18:54 3m 45s whitneywhtsang/merge
April 25, 2024 18:54 3m 45s
E2E accuracy
E2E accuracy #115: Manually run by pbchekin
April 25, 2024 18:45 8h 8m 34s llvm-target
April 25, 2024 18:45 8h 8m 34s
Replace GenISA ftof usage with LLVM intrinsic
Build and test #1100: Pull request #970 synchronize by whitneywhtsang
April 25, 2024 18:29 34m 6s whitneywhtsang/fptofp
April 25, 2024 18:29 34m 6s
Merge OpenAI Triton commit ef6f914
Build and test #1099: Pull request #971 synchronize by whitneywhtsang
April 25, 2024 18:24 30m 53s whitneywhtsang/merge
April 25, 2024 18:24 30m 53s
[NFI]: Remove PTX asm format and cleanup (#975)
Build and test #1098: Commit 179dd00 pushed by etiotto
April 25, 2024 18:21 37m 35s llvm-target
April 25, 2024 18:21 37m 35s
[NFI]: Remove PTX asm format and cleanup
Build and test #1097: Pull request #975 opened by etiotto
April 25, 2024 17:34 39m 54s etiotto.cleanup.2
April 25, 2024 17:34 39m 54s
Replace GenISA ftof usage with LLVM intrinsic
Build and test #1096: Pull request #970 synchronize by whitneywhtsang
April 25, 2024 16:18 44m 14s whitneywhtsang/fptofp
April 25, 2024 16:18 44m 14s
Output L0 error codes as hex strings (#974)
Build and test #1095: Commit 3f778d5 pushed by alexbaden
April 25, 2024 16:14 39m 36s llvm-target
April 25, 2024 16:14 39m 36s
Replace GenISA ftof usage with LLVM intrinsic
Build and test #1094: Pull request #970 synchronize by whitneywhtsang
April 25, 2024 16:04 40m 3s whitneywhtsang/fptofp
April 25, 2024 16:04 40m 3s
Output L0 error codes as hex strings
Build and test #1093: Pull request #974 opened by alexbaden
April 25, 2024 15:07 40m 48s alex/error_codes
April 25, 2024 15:07 40m 48s
Add Intel loop pipelining pass
Build and test #1087: Pull request #972 synchronize by chengjunlu
April 25, 2024 09:19 40m 57s chengjun/llvm-target-add-intel-loop-pipeline
April 25, 2024 09:19 40m 57s