Skip to content

lorenzoditucci/fpga-tidbits

 
 

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

A collection of Chisel hardware generators for small but useful components for FPGA projects.

There is some documentation available on the (wiki), but is rather incomplete. The best source of information is taking a look at the source code (most components are pretty small) or sending me an (e-mail).

Contributors and pull requests are welcome!

About

Chisel components for FPGA projects (Porting to Chisel3)

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages

  • Scala 80.1%
  • C++ 11.8%
  • Verilog 5.2%
  • Tcl 1.9%
  • Makefile 0.5%
  • Shell 0.4%
  • C 0.1%