diff --git a/index.html b/index.html index 315b68c2..0bbd0638 100644 --- a/index.html +++ b/index.html @@ -1,7 +1,7 @@ lowRISC: Collaborative open silicon engineering

Open to the core

lowRISC is a not-for-profit company with a full stack engineering team based in Cambridge, UK. -We use collaborative engineering to develop and maintain open source silicon designs and tools.

SafetyDetectives Interview With Gavin Ferris - CEO at lowRISC

lowRISC’s CEO, Dr. Gavin Ferris, was recently interviewed by SafetyDetectives’ Shauli Zacks. The article is reproduced here by kind permission: -In an exclusive interview with SafetyDetectives, Gavin Ferris, CEO of lowRISC, shares invaluable insights into the transformative world of open-source silicon. lowRISC, a trailblazer in the field, not only champions the groundbreaking OpenTitan project but also fosters a collaborative ecosystem that includes tech giants and academic luminaries. This initiative marks a significant leap toward redefining hardware security through transparency and innovation.

Read More…

open source icon

Open source

Our work is open and permissively licensed, helping to move the industry forward with flexible, accessible and effective systems and tools. We implement and have expertise in the free and open RISC-V ISA.

Durable icon

Durable technology

lowRISC creates infrastructure which will be used, useful and sustainable for future generations of computer systems, by getting the foundations right and not cutting corners.

Excellence icon

Full stack technical excellence

High quality, robust engineering and great documentation are essential to provide useful and maintainable technology. lowRISC create, support and maintain open cores, hardware IP blocks, compiler infrastructure and test and verification systems.

collaborative icon

Collaborative engineering

We work closely with others, testing new ideas and developing systems together, and sharing what we learn and build. lowRISC is part of the open technology ecosystem, and fosters inclusive and participatory communities.

pragmatic icon

Pragmatic

We make choices that enable us to take concrete steps as best we can towards open source silicon being used at scale. lowRISC aims to show that it's entirely possible to develop open source silicon solutions at a quality suitable for large-scale production and deployment.

independent icon

Independent and
not-for-profit

lowRISC is a neutral home for multi-partner projects delivering verified, high quality IP and tools. This enables shared investment into pre-competitive technology and open standards, providing the solid foundations necessary for the rapid development cycles of next generation silicon products.


OpenTitan partners

Announcing OpenTitan, the first transparent silicon root of trust

We are excited to unveil the OpenTitan silicon root of trust project, a new effort built using the successful collaborative engineering model created by lowRISC in partnership with Google and other commercial and academic partners.

This effort sets a new bar for transparency in trusted silicon, and lowRISC is proud to serve as both steward and not-for-profit engineering contributor to OpenTitan, the world’s first open source silicon root of trust.

Silicon root of trust chips increase trust in the integrity of the infrastructure on which software runs. +We use collaborative engineering to develop and maintain open source silicon designs and tools.

Nuvoton Develops OpenTitan® based Security Chip as Next Gen Security Solution for Chromebooks

Hsinchu, Taiwan - May 30, 2024 - Nuvoton Technology Corporation, a global leader in embedded controller and secure IC solutions, announced today that Google’s ChromeOS plans to use the first commercial chip built on the OpenTitan® open source secure silicon design as an evolution of its security chip for Chromebooks. This is a result of years of co-development and a close partnership between the companies. +The new chip is based on OpenTitan, a commercial-grade open source silicon design that provides a trustworthy, transparent, and secure silicon platform.

Read More…

open source icon

Open source

Our work is open and permissively licensed, helping to move the industry forward with flexible, accessible and effective systems and tools. We implement and have expertise in the free and open RISC-V ISA.

Durable icon

Durable technology

lowRISC creates infrastructure which will be used, useful and sustainable for future generations of computer systems, by getting the foundations right and not cutting corners.

Excellence icon

Full stack technical excellence

High quality, robust engineering and great documentation are essential to provide useful and maintainable technology. lowRISC create, support and maintain open cores, hardware IP blocks, compiler infrastructure and test and verification systems.

collaborative icon

Collaborative engineering

We work closely with others, testing new ideas and developing systems together, and sharing what we learn and build. lowRISC is part of the open technology ecosystem, and fosters inclusive and participatory communities.

pragmatic icon

Pragmatic

We make choices that enable us to take concrete steps as best we can towards open source silicon being used at scale. lowRISC aims to show that it's entirely possible to develop open source silicon solutions at a quality suitable for large-scale production and deployment.

independent icon

Independent and
not-for-profit

lowRISC is a neutral home for multi-partner projects delivering verified, high quality IP and tools. This enables shared investment into pre-competitive technology and open standards, providing the solid foundations necessary for the rapid development cycles of next generation silicon products.


OpenTitan partners

Announcing OpenTitan, the first transparent silicon root of trust

We are excited to unveil the OpenTitan silicon root of trust project, a new effort built using the successful collaborative engineering model created by lowRISC in partnership with Google and other commercial and academic partners.

This effort sets a new bar for transparency in trusted silicon, and lowRISC is proud to serve as both steward and not-for-profit engineering contributor to OpenTitan, the world’s first open source silicon root of trust.

Silicon root of trust chips increase trust in the integrity of the infrastructure on which software runs. Open sourcing the silicon design makes it more transparent, trustworthy, and ultimately, secure.


\ No newline at end of file diff --git a/index.xml b/index.xml index 5ee362c2..37f3c2b2 100644 --- a/index.xml +++ b/index.xml @@ -1,4 +1,66 @@ -lowRISC: Collaborative open silicon engineeringhttps://www.lowrisc.org/Latest news from lowRISCen-usFri, 10 May 2024 00:00:00 +0100 The text content on this website is licensed under a Creative Commons Attribution 4.0 International License, except where otherwise noted. No license is granted for logos or other trademarks. Other content Copyright lowRISC Contributors.SafetyDetectives Interview With Gavin Ferris - CEO at lowRISChttps://www.lowrisc.org/news/2024/05/safetydetectives-interview/https://www.lowrisc.org/news/2024/05/safetydetectives-interview/Fri, 10 May 2024 00:00:00 +0100info@lowrisc.org (lowRISC)lowRISC: Collaborative open silicon engineeringhttps://www.lowrisc.org/Latest news from lowRISCen-usThu, 30 May 2024 00:00:00 +0000 The text content on this website is licensed under a Creative Commons Attribution 4.0 International License, except where otherwise noted. No license is granted for logos or other trademarks. Other content Copyright lowRISC Contributors.Nuvoton Develops OpenTitan® based Security Chip as Next Gen Security Solution for Chromebookshttps://www.lowrisc.org/news/2024/05/opentitan-chromebook-announcement/https://www.lowrisc.org/news/2024/05/opentitan-chromebook-announcement/Thu, 30 May 2024 00:00:00 +0000info@lowrisc.org (lowRISC)Hsinchu, Taiwan - May 30, 2024 - Nuvoton Technology Corporation, a global leader in embedded controller and secure IC solutions, announced today that Google’s ChromeOS plans to use the first commercial chip built on the OpenTitan® open source secure silicon design as an evolution of its security chip for Chromebooks. +This is a result of years of co-development and a close partnership between the companies.

+ + + + + + + + + + + + + + + + + + + + + Chip + + + + + +

The new chip is based on OpenTitan, a commercial-grade open source silicon design that provides a trustworthy, transparent, and secure silicon platform. +It will be used by Google to provide the best protection to Chromebook users. +OpenTitan ensures that the system boots from a known good state using properly verified code and establishes a hardware root of trust (RoT) for a variety of system-critical cryptographic operations.

+ +

“Hardware security is something we don’t compromise on. We are excited to partner with the dream team of Nuvoton, a valued, historic, strategic partner, and lowRISC, a leader in secure silicon, to maintain this high bar of quality.” said Prajakta Gudhadhe, Sr Director, ChromeOS Platform Engineering. +“Google is proud of taking an active role in helping build OpenTitan into a first of a kind open source project, and now we’re excited to see Nuvoton and lowRISC take the next big step and implement a first-of-its-kind open source chip that will protect users all over the world.”

+ +

“Nuvoton has been a reliable supplier of embedded controllers (EC) to Chromebooks and Baseboard Management Controllers (BMC) to Google servers in the past decade,” said Erez Naory, VP of Client and Security Products at Nuvoton. +“We have now expanded this collaboration with Google and our other OpenTitan partners to bring a new strengthened security IC to Google products and the open market.”

+ +

With the goal of making a completely transparent and trustworthy secure silicon platform, the open source project has been developed in the past five years by the OpenTitan coalition of companies hosted by lowRISC C.I.C., the open silicon ecosystem organization. +The dedication and expertise of OpenTitan’s skilled community of contributors brought this industry-leading technology to life, producing the world’s first open source secure chip with commercial-grade design verification (DV), testing, and continuous integration (CI).

+ +

“Google’s integration of OpenTitan into Chromebooks is a watershed moment — the era of commercial-grade open source silicon has truly arrived,” said Dr. Gavin Ferris, CEO of lowRISC, OpenTitan’s non-profit host organization. +“It’s a fantastic validation of the Silicon Commons approach adopted by our OpenTitan project partners and proves that collaborative engineering, driven by an unerring focus on quality and transparency, can successfully deliver products meeting the most stringent security requirements.”

+ +

The OpenTitan secure silicon samples are available to the broader market through an early access program and will be in volume production by 2025.

+ +

About Nuvoton

+ +

Nuvoton Technology Corporation (Nuvoton) was founded to bring innovative semiconductor solutions to the market. +Nuvoton was spun-off as a Winbond Electronics affiliate in July 2008 and went public in September 2010 on the Taiwan Stock Exchange (TWSE). +Nuvoton focuses on the development of microcontroller, microprocessor, smart home, cloud security IC, battery monitoring IC, components, visual sensing and IoT with security. +The company has a strong market share in Industrial, Automotive, Communication, Consumer and Computer markets. +Nuvoton owns 6-inch wafer fabs equipped with diversified processing technologies to provide professional wafer foundry services. +Nuvoton provides products with a high performance/cost ratio for its customers by leveraging flexible technology, advanced design capability, and integration of digital and analog technologies. +Nuvoton values long term relationships with its partners and customers and is dedicated to continuous innovation of its products, processes, and services. +Nuvoton has established subsidiaries in the USA, China, Israel, India, Singapore, Korea and Japan to strengthen regional customer support and global management. +For more information, please visit https://www.nuvoton.com.

+ ]]>
SafetyDetectives Interview With Gavin Ferris - CEO at lowRISChttps://www.lowrisc.org/news/2024/05/safetydetectives-interview/https://www.lowrisc.org/news/2024/05/safetydetectives-interview/Fri, 10 May 2024 00:00:00 +0100info@lowrisc.org (lowRISC)lowRISC’s CEO, Dr. Gavin Ferris, was recently interviewed by SafetyDetectives’ Shauli Zacks. The article is reproduced here by kind permission:

diff --git a/news/2024/05/opentitan-chromebook-announcement/chip.jpeg b/news/2024/05/opentitan-chromebook-announcement/chip.jpeg new file mode 100644 index 00000000..a8dbbbce Binary files /dev/null and b/news/2024/05/opentitan-chromebook-announcement/chip.jpeg differ diff --git a/news/2024/05/opentitan-chromebook-announcement/chip_hu25f7f6419ec1bcbc9036bd2f026cf784_43061_1000x0_resize_q75_box.jpeg b/news/2024/05/opentitan-chromebook-announcement/chip_hu25f7f6419ec1bcbc9036bd2f026cf784_43061_1000x0_resize_q75_box.jpeg new file mode 100644 index 00000000..c82d8a3f Binary files /dev/null and b/news/2024/05/opentitan-chromebook-announcement/chip_hu25f7f6419ec1bcbc9036bd2f026cf784_43061_1000x0_resize_q75_box.jpeg differ diff --git a/news/2024/05/opentitan-chromebook-announcement/chip_hu25f7f6419ec1bcbc9036bd2f026cf784_43061_500x0_resize_q75_box.jpeg b/news/2024/05/opentitan-chromebook-announcement/chip_hu25f7f6419ec1bcbc9036bd2f026cf784_43061_500x0_resize_q75_box.jpeg new file mode 100644 index 00000000..9938ec46 Binary files /dev/null and b/news/2024/05/opentitan-chromebook-announcement/chip_hu25f7f6419ec1bcbc9036bd2f026cf784_43061_500x0_resize_q75_box.jpeg differ diff --git a/news/2024/05/opentitan-chromebook-announcement/index.html b/news/2024/05/opentitan-chromebook-announcement/index.html new file mode 100644 index 00000000..841fab0e --- /dev/null +++ b/news/2024/05/opentitan-chromebook-announcement/index.html @@ -0,0 +1,19 @@ +Nuvoton Develops OpenTitan® based Security Chip as Next Gen Security Solution for Chromebooks · lowRISC: Collaborative open silicon engineering

Nuvoton Develops OpenTitan® based Security Chip as Next Gen Security Solution for Chromebooks

Hsinchu, Taiwan - May 30, 2024 - Nuvoton Technology Corporation, a global leader in embedded controller and secure IC solutions, announced today that Google’s ChromeOS plans to use the first commercial chip built on the OpenTitan® open source secure silicon design as an evolution of its security chip for Chromebooks. +This is a result of years of co-development and a close partnership between the companies.

Chip

The new chip is based on OpenTitan, a commercial-grade open source silicon design that provides a trustworthy, transparent, and secure silicon platform. +It will be used by Google to provide the best protection to Chromebook users. +OpenTitan ensures that the system boots from a known good state using properly verified code and establishes a hardware root of trust (RoT) for a variety of system-critical cryptographic operations.

“Hardware security is something we don’t compromise on. We are excited to partner with the dream team of Nuvoton, a valued, historic, strategic partner, and lowRISC, a leader in secure silicon, to maintain this high bar of quality.” said Prajakta Gudhadhe, Sr Director, ChromeOS Platform Engineering. +“Google is proud of taking an active role in helping build OpenTitan into a first of a kind open source project, and now we’re excited to see Nuvoton and lowRISC take the next big step and implement a first-of-its-kind open source chip that will protect users all over the world.”

“Nuvoton has been a reliable supplier of embedded controllers (EC) to Chromebooks and Baseboard Management Controllers (BMC) to Google servers in the past decade,” said Erez Naory, VP of Client and Security Products at Nuvoton. +“We have now expanded this collaboration with Google and our other OpenTitan partners to bring a new strengthened security IC to Google products and the open market.”

With the goal of making a completely transparent and trustworthy secure silicon platform, the open source project has been developed in the past five years by the OpenTitan coalition of companies hosted by lowRISC C.I.C., the open silicon ecosystem organization. +The dedication and expertise of OpenTitan’s skilled community of contributors brought this industry-leading technology to life, producing the world’s first open source secure chip with commercial-grade design verification (DV), testing, and continuous integration (CI).

“Google’s integration of OpenTitan into Chromebooks is a watershed moment — the era of commercial-grade open source silicon has truly arrived,” said Dr. Gavin Ferris, CEO of lowRISC, OpenTitan’s non-profit host organization. +“It’s a fantastic validation of the Silicon Commons approach adopted by our OpenTitan project partners and proves that collaborative engineering, driven by an unerring focus on quality and transparency, can successfully deliver products meeting the most stringent security requirements.”

The OpenTitan secure silicon samples are available to the broader market through an early access program and will be in volume production by 2025.

About Nuvoton

Nuvoton Technology Corporation (Nuvoton) was founded to bring innovative semiconductor solutions to the market. +Nuvoton was spun-off as a Winbond Electronics affiliate in July 2008 and went public in September 2010 on the Taiwan Stock Exchange (TWSE). +Nuvoton focuses on the development of microcontroller, microprocessor, smart home, cloud security IC, battery monitoring IC, components, visual sensing and IoT with security. +The company has a strong market share in Industrial, Automotive, Communication, Consumer and Computer markets. +Nuvoton owns 6-inch wafer fabs equipped with diversified processing technologies to provide professional wafer foundry services. +Nuvoton provides products with a high performance/cost ratio for its customers by leveraging flexible technology, advanced design capability, and integration of digital and analog technologies. +Nuvoton values long term relationships with its partners and customers and is dedicated to continuous innovation of its products, processes, and services. +Nuvoton has established subsidiaries in the USA, China, Israel, India, Singapore, Korea and Japan to strengthen regional customer support and global management. +For more information, please visit https://www.nuvoton.com.

\ No newline at end of file diff --git a/news/index.html b/news/index.html index 2785b720..fcb384ed 100644 --- a/news/index.html +++ b/news/index.html @@ -1,6 +1,7 @@ lowRISC News · lowRISC: Collaborative open silicon engineering

lowRISC News

SafetyDetectives Interview With Gavin Ferris - CEO at lowRISC

lowRISC’s CEO, Dr. Gavin Ferris, was recently interviewed by SafetyDetectives’ Shauli Zacks. The article is reproduced here by kind permission: +

lowRISC News

Nuvoton Develops OpenTitan® based Security Chip as Next Gen Security Solution for Chromebooks

Hsinchu, Taiwan - May 30, 2024 - Nuvoton Technology Corporation, a global leader in embedded controller and secure IC solutions, announced today that Google’s ChromeOS plans to use the first commercial chip built on the OpenTitan® open source secure silicon design as an evolution of its security chip for Chromebooks. This is a result of years of co-development and a close partnership between the companies. +The new chip is based on OpenTitan, a commercial-grade open source silicon design that provides a trustworthy, transparent, and secure silicon platform.

Read More…

SafetyDetectives Interview With Gavin Ferris - CEO at lowRISC

lowRISC’s CEO, Dr. Gavin Ferris, was recently interviewed by SafetyDetectives’ Shauli Zacks. The article is reproduced here by kind permission: In an exclusive interview with SafetyDetectives, Gavin Ferris, CEO of lowRISC, shares invaluable insights into the transformative world of open-source silicon. lowRISC, a trailblazer in the field, not only champions the groundbreaking OpenTitan project but also fosters a collaborative ecosystem that includes tech giants and academic luminaries. This initiative marks a significant leap toward redefining hardware security through transparency and innovation.

Read More…

OpenTitan® Partnership Makes History as First Open-Source Silicon Project to Reach Commercial Availability

Definitive Project Success is Result of Five Years of Strong Collaboration and Investment by the OpenTitan Coalition to Bring First Trustworthy, Transparent, Secure Silicon Platform to Market CAMBRIDGE, England – February 13, 2024 – lowRISC C.I.C., the open silicon ecosystem organization, and the OpenTitan coalition today announced a historic milestone as the first open-source silicon project to reach commercial availability, with validated chips in hand. The capstone moment is the result of an unprecedented amount of support and investment by the nine coalition members, including Google, Winbond, Nuvoton, zeroRISC, Rivos, Western Digital, Seagate, ETH Zurich and Giesecke+Devrient, hosted by the non-profit lowRISC CIC.

Read More…

Unveiling Sonata: Affordable CHERI Hardware for Embedded Systems

The lowRISC®/Sunburst team are pleased to announce that the initial Sonata prototype boards have been manufactured by our wholly owned subsidiary NewAE and are currently being tested, marking a significant milestone towards our goal of making CHERI technology widely available to embedded systems engineers. lowRISC®’s Sonata Board - powered up and running! @@ -11,6 +12,5 @@ CAMBRIDGE, England – October 30, 2023 – lowRISC C.I.C., the open-source silicon ecosystem organization, today announced zeroRISC has joined the OpenTitan project. zeroRISC is a startup focused on providing a cloud security service for silicon that delivers transparency and trustworthiness for data centers and ICS/OT, IoT and edge devices. The company played a key role in accomplishing the first OpenTitan tapeout and is driving efforts to validate the first discrete chip and bring the device to commercial production.

Read More…

lowRISC Announces Expansion of OpenTitan Project with New Hardware

New Boards Allow Leading Developers and Organizations Globally to Contribute to the Project CAMBRIDGE, United Kingdom – October 20, 2023 – lowRISC C.I.C., the open source system on chip (SoC) organization, today announced the commercial availability of two pieces of hardware crucial for research and development with OpenTitan, a project creating the world’s first open source silicon root of trust (RoT) designs. The NAE-CW310-K410T (Bergen Board) and the new, larger NAE-CW340-OTKIT (Luna Board) are now available for purchase exclusively from trusted global distributor Mouser, and addresses the overwhelming demand from OpenTitan partners, organizations and academic institutions wanting to run the full OpenTitan design — or subcomponents of that design — in a flexible FPGA-based emulation platform.

Read More…

lowRISC Extends UKRI’s Digital Security by Design Programme Support Into Operational Technology

UK Research and Innovation (UKRI) recently announced that its CHERI-based Digital Security by Design Programme (DSbD) technologies have already demonstrated significant value in sectors where high integrity, resilient, and safety-focused applications are paramount, including avionics, automotive and embedded systems. DSbD aims to provide foundational support to developers centred around a technology enhancement in the central processor (CPU): Capability Hardware Enhanced RISC Instructions, or (CHERI). CHERI has the potential to prevent around 2/3rds of current exploits, whilst simultaneously providing new software methods to help maintain the operational resilience and integrity of applications.

Read More…

OpenTitan

Ibex Inside: How and Why We Built OpenTitan’s RISC-V Core

OpenTitan® recently announced the RTL freeze of Earl Grey, the first chip tapeout of its open source silicon root of trust (RoT). The first engineering samples should be in our hands before the end of the year. -OpenTitan’s mission is to provide a secure root of trust, which is complemented by a secure processor core. To address this need, we elevated one of the most widely deployed, highest quality RISC-V cores in academia to the industrial-level of quality characteristic of this project.

Read More…

OpenTitan’s RTL Freeze - Leveraging Transparency to Create Trustworthy Computing

We are delighted to announce an important development for OpenTitan®: RTL Freeze for the Earl Grey discrete, the first OpenTitan chip tapeout. This milestone is a source of immense pride for lowRISC and our OpenTitan partners, because it’s a concrete demonstration of the success of the Silicon Commons™ approach to making silicon radically more transparent and trustworthy. -In partnership with Nuvoton, a major TPM vendor, this RTL freeze means that the OpenTitan coalition will have engineering samples of the discrete silicon root of trust (RoT) this calendar year.

Read More…

The text content on this website is licensed under a Creative Commons Attribution 4.0 International License, except where otherwise noted. No license is granted for logos or other trademarks. Other content © lowRISC Contributors.

Privacy and cookies policy +OpenTitan’s mission is to provide a secure root of trust, which is complemented by a secure processor core. To address this need, we elevated one of the most widely deployed, highest quality RISC-V cores in academia to the industrial-level of quality characteristic of this project.

Read More…

\ No newline at end of file diff --git a/news/page/2/index.html b/news/page/2/index.html index 91be4ea5..82e31cd9 100644 --- a/news/page/2/index.html +++ b/news/page/2/index.html @@ -1,6 +1,7 @@ lowRISC News · lowRISC: Collaborative open silicon engineering

lowRISC News

A Major Milestone for OpenTitan

We are excited to announce today that the OpenTitan project has hit a major tapeout milestone: a feature freeze of its open-source RTL. +

lowRISC News

OpenTitan’s RTL Freeze - Leveraging Transparency to Create Trustworthy Computing

We are delighted to announce an important development for OpenTitan®: RTL Freeze for the Earl Grey discrete, the first OpenTitan chip tapeout. This milestone is a source of immense pride for lowRISC and our OpenTitan partners, because it’s a concrete demonstration of the success of the Silicon Commons™ approach to making silicon radically more transparent and trustworthy. +In partnership with Nuvoton, a major TPM vendor, this RTL freeze means that the OpenTitan coalition will have engineering samples of the discrete silicon root of trust (RoT) this calendar year.

Read More…

A Major Milestone for OpenTitan

We are excited to announce today that the OpenTitan project has hit a major tapeout milestone: a feature freeze of its open-source RTL. Together with our partners, we began the OpenTitan project in 2019 with the goal of producing the world’s first open-source silicon Root of Trust (RoT). With this new achievement we are a step closer to realising that goal. Getting to this point has taken a lot of coordinated work, as we’ve had to navigate the many stumbling blocks that have traditionally made open-source silicon development a challenge.

Read More…

lowRISC wins OpenUK 2022 Awards Hardware Category

We are thrilled to have been selected as the winner of the OpenUK 2022 Awards Hardware Category and would like to thank OpenUK, the award sponsors StackPublishing, the judges and all our hard working staff at lowRISC without whom this would not be possible.

Read More…

Introducing the Foundation of True Security - the Silicon Root of Trust

Recent headlines about ransomware attacks, account phishing, and identity theft continue to underscore the critical importance of cybersecurity in our everyday lives. This has led to a growing awareness among most businesses and households of important mitigations like encryption, 2-factor authentication and verified software updates. But guess what? There’s an unsung hero behind all these safeguards that underpins their effectiveness: the silicon Root of Trust (RoT). And yet, despite the vital role these RoTs play, few people, including even security professionals, are familiar with what a Root of Trust is — or in fact that it even exists.

Read More…

lowRISC Appoints Cybersecurity Expert Prof. Dr. Claudia Eckert to Board of Directors

CAMBRIDGE, United Kingdom, Oct. 5th, 2022 – lowRISC C.I.C., the open source system on a chip (SoC) organization, today announced the appointment of Prof. Dr. Claudia Eckert to its board of directors. @@ -9,6 +10,5 @@ Andy said “As you might imagine I am delighted. What I have achieved is all a result of teamwork. The University of Cambridge and the Cambridge Cluster have provided a wonderfully collaborative and flexible environment within which I have had the good fortune to work for over 40 years.” The culture he created, and his interest in and support for doing things in non-standard ways, has helped to establish over 200 start-ups, including lowRISC CIC.

Read More…

OpenTitan at One Year

Last year, along with our partners, lowRISC announced OpenTitan, the world’s first open source silicon root of trust. The project has progressed rapidly since then. A recent Google Security Blog post detailed key milestones met, our growth in contributors, and revealed news of the first commercial OpenTitan tapeout. OpenTitan’s success demonstrates the value of the lowRISC collaborative engineering model, wherein our full-stack engineering team allows us to serve as an essential development hub.

Read More…

A birthday present for lowRISC: We won an OpenUK Award!

On October 20th, lowRISC CIC won in the Open Hardware category at the 2020 OpenUK Awards, describing lowRISC as “the jewel in the crown of the UK’s open silicon companies”. The OpenUK awards promote “UK Leadership in Open Technology”, and are given out by OpenUK, a UK-based not-for-profit company which supports open source collaboration and open technologies within the United Kingdom. -On receiving the award, lowRISC CTO, Alex Bradbury, said “We’re incredibly grateful to have been recognised for our achievements and contributions to date.

Read More…

lowRISC's 2020 OpenUK Award

How we used differential testing to rapidly find and fix missed optimisation opportunities in LLVM's RISC-V backend

At this October 2020 LLVM Developers’ Meeting I presented a poster about how, with a surprisingly simple tool, we were able to rapidly identify, isolate, and fix a range of missed optimisation opportunities in LLVM’s RISC-V backend. -The tool works by generating random C programs, compiling each program with both Clang and GCC (targeting RISC-V) and comparing the assembly generated by both compilers. If it estimates that Clang/LLVM generated worse code than GCC then it saves that case for further analysis.

Read More…

\ No newline at end of file diff --git a/news/page/3/index.html b/news/page/3/index.html index 81d26f3c..47a46c9f 100644 --- a/news/page/3/index.html +++ b/news/page/3/index.html @@ -1,12 +1,12 @@ lowRISC News · lowRISC: Collaborative open silicon engineering

lowRISC News

GSoC Projects Successfully Completed

Time is ticking and summer is almost over already. With that, also our this years’ Google Summer of Code (GSoC) projects are coming to an end. A lot of open-source coding has been done, pull requests have been made, reviewed and merged. Experiments have been conducted, results were gathered, interpreted and presented. Bugs were found and fixed, and the resulting designs further improved. Both our students and mentors have been working hard and we are pleased to announce that both our two projects described below have been completed successfully.

Read More…

GSoC Accepted Projects Announcement

We are pleased to announce that we will be mentoring two students as part of Google Summer of Code (GSoC). +

lowRISC News

How we used differential testing to rapidly find and fix missed optimisation opportunities in LLVM's RISC-V backend

At this October 2020 LLVM Developers’ Meeting I presented a poster about how, with a surprisingly simple tool, we were able to rapidly identify, isolate, and fix a range of missed optimisation opportunities in LLVM’s RISC-V backend. +The tool works by generating random C programs, compiling each program with both Clang and GCC (targeting RISC-V) and comparing the assembly generated by both compilers. If it estimates that Clang/LLVM generated worse code than GCC then it saves that case for further analysis.

Read More…

GSoC Projects Successfully Completed

Time is ticking and summer is almost over already. With that, also our this years’ Google Summer of Code (GSoC) projects are coming to an end. A lot of open-source coding has been done, pull requests have been made, reviewed and merged. Experiments have been conducted, results were gathered, interpreted and presented. Bugs were found and fixed, and the resulting designs further improved. Both our students and mentors have been working hard and we are pleased to announce that both our two projects described below have been completed successfully.

Read More…

GSoC Accepted Projects Announcement

We are pleased to announce that we will be mentoring two students as part of Google Summer of Code (GSoC). We are looking forward to working with Flavien and Yuichi on features and tools to improve IP such as Ibex, our open-source RISC-V core. Flavien Solt: Simulated Memory Controller It is a common pitfall to misinterpret or incorrectly scale performance numbers derived from benchmarks run on an FPGA-based SoC design.

Read More…

Students for GSoC projects wanted

We are excited to be back as a mentoring organisation for Google Summer of Code (GSoC) and are currently looking for enthusiastic students interested in doing a project with us. The GSoC initiative gives students the opportunity to spend the summer break gaining real-world hardware and software development experience while earning a stipend from Google. If you’re a student interested in applying, we strongly recommend you read up on how GSoC works and study the Google Summer of Code Student Guide, which contains excellent advice on preparing a high quality proposal.

Read More…

At FOSDEM you can hear how we made our Ibex CPU core faster

I’ll be giving a talk in the RISC-V devroom at FOSDEM on Saturday 1st February, in which I’ll describe how we are analysing and improving the performance of the Ibex RISC-V CPU core. I’ll discuss how Verilator is used to simulate Ibex running CoreMark and Embench and how I’ve analysed these simulations to identify major sources of stalls. This is used to inform what improvements should be made. Yosys was used to analyse the impact on area and clock frequency from these changes.

Read More…

FOSDEM

lowRISC 101: Introduction to lowRISC at the RISC-V Summit

With the recent announcement of OpenTitan, we at lowRISC had many great conversations about the work we do to produce high-quality open source hardware and software. A great place to continue these discussions is the RISC-V Summit in San Jose, CA (Dec 10 - 12, 2019). lowRISC will showcase its work in the conference track and in the exhibit hall. At booth 101, lowRISC will showcase its recent work and our engineers will be around to answer your questions.

Read More…

Get started with OpenTitan

Interested in trying out the recently announced OpenTitan? We’ve put together a video that goes through an overview of how the OpenTitan prototype system is put together and how to get up and running with our pre-built release (providing simulator binaries and pre-built FPGA images for the Nexys Video Artix-7 board). It follows the steps from the OpenTitan Quickstart Guide. You can find out more about OpenTitan from our announcement blog and the OpenTitan website.

Read More…

Announcing OpenTitan, the First Transparent Silicon Root of Trust

Today, we are excited to unveil the OpenTitan silicon root of trust (RoT) project, a new effort built using the successful collaborative engineering model created by lowRISC in partnership with Google and other commercial and academic partners. This effort sets a new bar for transparency in trusted silicon, and lowRISC is proud to serve as both steward and not-for-profit engineering contributor to OpenTitan, the world’s first open source silicon RoT.

Read More…

OpenTitan

lowRISC Collaborates with Industry Leaders to Create OpenTitan

Organisations aim to make the hardware root more transparent, trustworthy, and secure for everyone. CAMBRIDGE, England–(BUSINESS WIRE)–lowRISC C.I.C., the open source silicon and tools collaborative engineering company, today announced that it has partnered with ETH Zürich, Google, G+D Mobile Security, Nuvoton Technology and Western Digital in support of OpenTitan, an open source hardware root of trust (RoT) reference design and integration guidelines that enable chip producers and platform providers to build transparently implemented, high-quality hardware RoT chips tailored for data center servers and other devices.

Read More…

Andy Hopper joins lowRISC CIC Board as Independent Chair

Today, we are delighted to announce that Professor Andy Hopper, CBE FRS FIET FREng, has joined the lowRISC Board of Directors as Independent Chair. -“I’m delighted to be joining lowRISC CIC,” said Prof. Hopper, speaking today from Cambridge UK, “As digital systems pervade every aspect of our lives trust and transparency become crucial. An open source approach allows for public inspection of the principles and implementations being used. I believe the future of digital systems will be underpinned by not for profit organisations that provide design transparency and enable real innovation.

Read More…

Andy Hopper

Introducing Greg & Tom

Greg Chadwick and Tom Roberts recently joined lowRISC’s growing engineering team. They’ve both taken some time to share a little about what they’re doing at lowRISC and what motivated them to join. -Greg “It’s an exciting time to join the lowRISC team! Our Ibex core provides a solid foundation and clearly demonstrates the value of open source silicon, which I’m excited to be working on. My work so far has focused on the performance of Ibex; whilst it’s not intended as a high performance core there are various things we can do to improve it without major impact to area or power.

Read More…

The text content on this website is licensed under a Creative Commons Attribution 4.0 International License, except where otherwise noted. No license is granted for logos or other trademarks. Other content © lowRISC Contributors.

Privacy and cookies policy +“I’m delighted to be joining lowRISC CIC,” said Prof. Hopper, speaking today from Cambridge UK, “As digital systems pervade every aspect of our lives trust and transparency become crucial. An open source approach allows for public inspection of the principles and implementations being used. I believe the future of digital systems will be underpinned by not for profit organisations that provide design transparency and enable real innovation.

Read More…

Andy Hopper
\ No newline at end of file diff --git a/news/page/4/index.html b/news/page/4/index.html index 1f9c57cf..9b549f18 100644 --- a/news/page/4/index.html +++ b/news/page/4/index.html @@ -1,10 +1,10 @@ lowRISC News · lowRISC: Collaborative open silicon engineering

lowRISC News

Ibex on FPGA - Get stuff executed

Our microcontroller-class RISC-V processor core Ibex for sure is a solid base with which to start your own project. Over the past months, we have invested a lot of effort in making the design more mature. This includes refactoring the RTL to make the design more understandable and programmer friendly, adding UVM-based verification to the source tree, but also integrating support for the RISC-V compliance suite and enabling publicly visible, open-source powered continuous integration (CI) to keep the design stable.

Read More…

Ibex on the Nexys Video FPGA board

Ibex: Code with Confidence

Ibex, our small RISC-V core, is constantly changing. Roughly 50 percent of the RTL was refactored recently! We added features, tests, and cleaned the code up. We and our collaborators were able to make these changes (mostly) without breaking Ibex because we invested in testing: earlier this year we added UVM-based verification to the tree, and we run these tests after every change. We run static code analysis to catch common programming bugs.

Read More…

Six more weeks of Ibex development - what's new?

In the past months, we have invested considerable effort in improving our RISC-V core Ibex. This 2-stage, in-order, 32-bit microcontroller-class CPU core was contributed to us by ETH Zürich in December 2018, with activity really ramping up since May. Having been taped out multiple times (as zero-riscy) in a mix of academic and industry projects, it came to us as a relatively mature code base. Despite this, we have continued to invest in improving its design and maintainability.

Read More…

Ibex cleaning up

Large-scale RISC-V LLVM testing with Buildroot

A few years ago lowRISC started developing a new LLVM backend targeting RISC-V. Rather than copying and modifying an existing backend, in an ad hoc fashion, we started from scratch and proceeded systematically. This approach proved successful in producing a high-quality codebase. We recently announced on the llvm-dev mailing list that the backend is now reaching stability and could be promoted from its current status of experimental to an official target.

Read More…

The RISC-V LLVM backend in Clang/LLVM 9.0

On Monday I proposed promoting the upstream RISC-V LLVM backend from “experimental” to “official” for the LLVM 9.0 release. Responses so far are extremely positive, and we’re working to ensure this is a smooth process. This means that from 9.0, the RISC-V backend will be built by default for LLVM, making it usable out of the box for standard LLVM/Clang builds. As well as being more convenient for end users, this also makes it significantly easier for e.

Read More…

Introducing Sam

On June 1st, Sam Elliott followed Laura and Pirmin in becoming lowRISC’s newest employee. A few weeks into his new role, he shares why he joined lowRISC and what he’s been doing since he started. +

lowRISC News

Introducing Greg & Tom

Greg Chadwick and Tom Roberts recently joined lowRISC’s growing engineering team. They’ve both taken some time to share a little about what they’re doing at lowRISC and what motivated them to join. +Greg “It’s an exciting time to join the lowRISC team! Our Ibex core provides a solid foundation and clearly demonstrates the value of open source silicon, which I’m excited to be working on. My work so far has focused on the performance of Ibex; whilst it’s not intended as a high performance core there are various things we can do to improve it without major impact to area or power.

Read More…

Ibex on FPGA - Get stuff executed

Our microcontroller-class RISC-V processor core Ibex for sure is a solid base with which to start your own project. Over the past months, we have invested a lot of effort in making the design more mature. This includes refactoring the RTL to make the design more understandable and programmer friendly, adding UVM-based verification to the source tree, but also integrating support for the RISC-V compliance suite and enabling publicly visible, open-source powered continuous integration (CI) to keep the design stable.

Read More…

Ibex on the Nexys Video FPGA board

Ibex: Code with Confidence

Ibex, our small RISC-V core, is constantly changing. Roughly 50 percent of the RTL was refactored recently! We added features, tests, and cleaned the code up. We and our collaborators were able to make these changes (mostly) without breaking Ibex because we invested in testing: earlier this year we added UVM-based verification to the tree, and we run these tests after every change. We run static code analysis to catch common programming bugs.

Read More…

Six more weeks of Ibex development - what's new?

In the past months, we have invested considerable effort in improving our RISC-V core Ibex. This 2-stage, in-order, 32-bit microcontroller-class CPU core was contributed to us by ETH Zürich in December 2018, with activity really ramping up since May. Having been taped out multiple times (as zero-riscy) in a mix of academic and industry projects, it came to us as a relatively mature code base. Despite this, we have continued to invest in improving its design and maintainability.

Read More…

Ibex cleaning up

Large-scale RISC-V LLVM testing with Buildroot

A few years ago lowRISC started developing a new LLVM backend targeting RISC-V. Rather than copying and modifying an existing backend, in an ad hoc fashion, we started from scratch and proceeded systematically. This approach proved successful in producing a high-quality codebase. We recently announced on the llvm-dev mailing list that the backend is now reaching stability and could be promoted from its current status of experimental to an official target.

Read More…

The RISC-V LLVM backend in Clang/LLVM 9.0

On Monday I proposed promoting the upstream RISC-V LLVM backend from “experimental” to “official” for the LLVM 9.0 release. Responses so far are extremely positive, and we’re working to ensure this is a smooth process. This means that from 9.0, the RISC-V backend will be built by default for LLVM, making it usable out of the box for standard LLVM/Clang builds. As well as being more convenient for end users, this also makes it significantly easier for e.

Read More…

Introducing Sam

On June 1st, Sam Elliott followed Laura and Pirmin in becoming lowRISC’s newest employee. A few weeks into his new role, he shares why he joined lowRISC and what he’s been doing since he started. “I joined lowRISC CIC as a Compiler Developer, working on the RISC-V LLVM backend, and so far I’m enjoying working on the team! Prior to lowRISC, I worked as a compilers and programming languages researcher at the University of Washington, where I completed my Masters degree.

Read More…

lowRISC at Week of Open Source Hardware

Pretty much the whole team is in Zurich this week for the RISC-V Workshop and inaugural Week of Open Source Hardware, with a packed programme that got off to a start today and which runs all the way through to Friday afternoon. This morning lowRISC board member, Professor Luca Benini, gave a RISC-V Workshop keynote entitled, Energy efficient computing from Exascale to MicroWatts: The RISC-V playground. Our friends and close collaborators at PULP Platform are giving a number of talks this week and, we’re pleased to say, so are members of the lowRISC team!

Read More…

lowRISC enamel badge

An update on Ibex, our microcontroller-class CPU core

At the beginning of many chips projects, there’s a dream. Could we create a more future-proof chip by embedding an FPGA fabric into it? Could we measure glucose levels more accurately by integrating a small bio lab onto a chip? Could we more reliably recognize kittens in a set of pictures by implementing neural network inference in hardware? In implementation, this dream becomes a piece of hardware, with digital or analog logic, sensors, actuators, and much more.

Read More…

Ibex block diagram

Introducing Pirmin & Laura

Pirmin Vogel and Laura James both joined lowRISC on May 1st this year. A few weeks in to their new roles, they each share thoughts on what attracted them to work at lowRISC. Pirmin: -“After having traveled around the world for 6 months, I finally started my new position as hardware/software engineer at lowRISC C.I.C. in Cambridge at the beginning of May. At lowRISC, we are working on open-source hardware/software ecosystems with a fully open-sourced, Linux-capable, RISC-V-based SoC being the ultimate goal.

Read More…

Onwards and upwards at lowRISC

If you haven’t checked it out yet, be sure to take a look at our press release and the corresponding Google blog post. This industry support and growth of our board is a huge step forwards for lowRISC. As Royal Hansen, vice president of Security, Google, said: -"Google believes that open source is good for everyone. To further our commitment, we are investing both capital and engineering resources to create a sustainable open source hardware ecosystem.

Read More…

The text content on this website is licensed under a Creative Commons Attribution 4.0 International License, except where otherwise noted. No license is granted for logos or other trademarks. Other content © lowRISC Contributors.

Privacy and cookies policy +“After having traveled around the world for 6 months, I finally started my new position as hardware/software engineer at lowRISC C.I.C. in Cambridge at the beginning of May. At lowRISC, we are working on open-source hardware/software ecosystems with a fully open-sourced, Linux-capable, RISC-V-based SoC being the ultimate goal.

Read More…

\ No newline at end of file diff --git a/news/page/5/index.html b/news/page/5/index.html index b931ea4f..491af00c 100644 --- a/news/page/5/index.html +++ b/news/page/5/index.html @@ -1,6 +1,7 @@ lowRISC News · lowRISC: Collaborative open silicon engineering

lowRISC News

lowRISC Expands and Appoints New Members to the Board of Directors from Google and ETH Zurich

London, England - lowRISC C.I.C., the open source system on a chip (SoC) organisation, today announced that Prof. Luca Benini (ETH Zurich), Dominic Rizzo (Google) and Ron Minnich (Google) have joined its board of directors. The announcement coincides with a new phase of hiring by lowRISC with the goal of significantly increasing the size of its Cambridge-based engineering team during 2019. +

lowRISC News

Onwards and upwards at lowRISC

If you haven’t checked it out yet, be sure to take a look at our press release and the corresponding Google blog post. This industry support and growth of our board is a huge step forwards for lowRISC. As Royal Hansen, vice president of Security, Google, said: +"Google believes that open source is good for everyone. To further our commitment, we are investing both capital and engineering resources to create a sustainable open source hardware ecosystem.

Read More…

lowRISC Expands and Appoints New Members to the Board of Directors from Google and ETH Zurich

London, England - lowRISC C.I.C., the open source system on a chip (SoC) organisation, today announced that Prof. Luca Benini (ETH Zurich), Dominic Rizzo (Google) and Ron Minnich (Google) have joined its board of directors. The announcement coincides with a new phase of hiring by lowRISC with the goal of significantly increasing the size of its Cambridge-based engineering team during 2019. lowRISC is a not-for-profit, community-driven organisation working to provide a high quality, security-enabling, open SoC base for derivative designs.

Read More…

lowRISC Board

lowRISC at the SiFive Symposium in Cambridge

Several lowRISC team members attended the SiFive Symposium in our home town of Cambridge on May 13th 2019, a lovely sunny day. Imagination Technologies were co-hosting with SiFive, and we heard from both companies. Krste Asanovic, chairman of the board at the RISC-V Foundation, gave a great introduction to RISC-V and progress so far. Naveed Sherwani, CEO of SiFive, talked us through their silicon design platform and future services. We also heard from SecureRF and IAR Systems.

Read More…

lowRISC 0-6 milestone release

The lowRISC 0.6 milestone release is now available. This release includes an updated version of the Rocket RISC-V core, a higher core clock frequency, JTAG debugging support, Ethernet improvements, and more. See the release notes, for full details. We’ve also taken the opportunity to re-organise our documentation, adding an easy to follow quick-start guide. Our next development focus is to add support for dropping in the Ariane RISC-V design (from ETH Zurich) as an alternative to Rocket.

Read More…

Barcelona RISC-V Workshop: Day Two

The eighth RISC-V workshop is continuing today in Barcleona. As usual, I’ll be keeping a semi-live blog of talks and announcements throughout the day. @@ -13,6 +14,5 @@ Our main development focus currently is migrating to a newer version of the upstream Rocket chip design and reintegrating our changes on top of that, but we felt that the integration of Ethernet support merits a release before that change.

Read More…

Seventh RISC-V Workshop: Day Two

The seventh RISC-V workshop is concluding today at Western Digital in Milpitas. I’ll be keeping a semi-live blog of talks and announcements throughout the day. Celerity: An Open Source 511-core RISC-V Tiered Accelerator Fabric: Michael Taylor Built in only 9 months. Celerity is an accelerator-centric SoC with a tiered accelertor fabric. Implemented in TSMC 16nm FFC. 25mm2 die area, 385M transistors Why 511 RISC-V cores? 5 Linux-capable RV64G Rocket cores, 496-core RV32IM mesh tiled area “manycore”, 10-core RV32IM mesh tiled array (low voltage).

Read More…

Seventh RISC-V Workshop: Day One

The seventh RISC-V workshop is going on today and tomorrow at Western Digital in Milpitas. I’ll be keeping a semi-live blog of talks and announcements throughout the day. Follow here for the day two live blog. -Introduction: Rick O’Connor Workshop is sold out, 498 attendees registered representing 138 companies and 35 universities. There will be 47 sessions squeezed into 12 and 24 minute increments, plus 26 poster / demo sessions.

Read More…

GSoC 2017 student report: core lockstep for minion cores

This year, as part of Google Summer of Code we had the pleasure of working with Nikitas Chronas. Alongside his degree studies, Nikitas had become involved with the Libre Space Foundation and developed a strong interest in the possibility of open source hardware in CubeSats. Fault tolerance of some sort is important for harsh environments, and Nikitas worked to add fault tolerance through the implementation of core lockstep for the PULPino-based minion core subsystem.

Read More…

Moving RISC-V LLVM forwards

A high quality, upstream RISC-V backend for LLVM is perhaps the most frequently requested missing piece of the RISC-V software ecosystem. This blog post provides an update on the rapid progress we’ve been making towards that goal, outlines next steps and upcoming events, and tries to better explain the approach that we’re taking. As always, you can track status here and find the code here. -Status I’ve been able to make substantial progress since the last update.

Read More…

The text content on this website is licensed under a Creative Commons Attribution 4.0 International License, except where otherwise noted. No license is granted for logos or other trademarks. Other content © lowRISC Contributors.

Privacy and cookies policy +Introduction: Rick O’Connor Workshop is sold out, 498 attendees registered representing 138 companies and 35 universities. There will be 47 sessions squeezed into 12 and 24 minute increments, plus 26 poster / demo sessions.

Read More…

GSoC 2017 student report: core lockstep for minion cores

This year, as part of Google Summer of Code we had the pleasure of working with Nikitas Chronas. Alongside his degree studies, Nikitas had become involved with the Libre Space Foundation and developed a strong interest in the possibility of open source hardware in CubeSats. Fault tolerance of some sort is important for harsh environments, and Nikitas worked to add fault tolerance through the implementation of core lockstep for the PULPino-based minion core subsystem.

Read More…

\ No newline at end of file diff --git a/news/page/6/index.html b/news/page/6/index.html index 1a84ee5f..637e382f 100644 --- a/news/page/6/index.html +++ b/news/page/6/index.html @@ -1,11 +1,11 @@ lowRISC News · lowRISC: Collaborative open silicon engineering

lowRISC News

lowRISC tagged memory OS enablement

This summer, we were fortunate enough to have Katherine Lim join the lowRISC team at the University of Cambridge Computer Laboratory as an intern. Katherine’s focus was on operating system and software enabled for lowRISC’s tagged memory, building upon our most recent milestone release. As Katherine’s detailed write-up demonstrates, it’s been a very productive summer. +

lowRISC News

Moving RISC-V LLVM forwards

A high quality, upstream RISC-V backend for LLVM is perhaps the most frequently requested missing piece of the RISC-V software ecosystem. This blog post provides an update on the rapid progress we’ve been making towards that goal, outlines next steps and upcoming events, and tries to better explain the approach that we’re taking. As always, you can track status here and find the code here. +Status I’ve been able to make substantial progress since the last update.

Read More…

lowRISC tagged memory OS enablement

This summer, we were fortunate enough to have Katherine Lim join the lowRISC team at the University of Cambridge Computer Laboratory as an intern. Katherine’s focus was on operating system and software enabled for lowRISC’s tagged memory, building upon our most recent milestone release. As Katherine’s detailed write-up demonstrates, it’s been a very productive summer. The goal of this internship was to take the lowRISC hardware release, and demonstrate kernel support and software support for the hardware tagged memory primitives.

Read More…

We're hiring! Work on making open source hardware a reality

We are looking for a talented hardware engineer to join the lowRISC team and help make our vision for an open source, secure, and flexible SoC a reality. Apply now! lowRISC C.I.C. is a not-for-profit company that aims to demonstrate, promote and support the use of open-source hardware. The lowRISC project was established in 2014 with the aim of bringing the benefits of open-source to the hardware world. It is working to do this by producing a high quality, secure, open, and flexible System-on-Chip (SoC) platform.

Read More…

Building upstream RISC-V GCC+binutils+newlib: the quick and dirty way

There are a number of available options for building a RISC-V GCC toolchain. You might use the build system from the riscv/riscv-tools repository, or investigate toolchain generators such as crosstool-ng. However in the case of riscv-tools, it’s not always clear how this corresponds to the code in the relevant upstream projects. When investigating a potential bug, you often just want to build the latest upstream code with as little fuss as possible.

Read More…

lowRISC 0-4 milestone release

The lowRISC 0.4 milestone release is now available. The various changes are best described in our accompanying documentation, but in summary this release: Moves forward our support for tagged memory by re-integrating the tag cache, reducing overhead with a hierarchical scheme. This will significantly reduce caches misses caused by tagged memory accesses where tags are distributed sparsely. Integrates support for specifying and configuring tag propagation and exception behaviour. A PULPino based “minion core” has been integrated, and is used to provide peripherals such as the SD card interface, keyboard, and VGA tex display (when using the Nexys4 DDR FPGA development board).

Read More…

Apply now for GSoC 2017

We are very grateful for being selected again to take part as a mentoring organisation in the Google Summer of Code, now for the third year running. If you are a student who would like to be paid to work on open source during the summer, then take a look at the lowRISC ideas list and apply. The deadline for applications is 4pm UTC on April 3rd. We’re always very interested in ideas suggested by students, and encourage you to share them on our discussion list for feedback before making a proposal.

Read More…

2017 NetFPGA Design Challenge

As most of you know, the majority of full-time development on lowRISC takes place at the University of Cambridge Computer Laboratory. However, we’re far from the only open source hardware activity at the University. Our colleagues on the NetFPGA project have an open source design challenge that many readers of this blog might be interested in. See the design challenge website, or read below for more details: We are pleased to announce the 2017 NetFPGA Design Challenge!

Read More…

lowRISC Q+A

Yesterday, lowRISC triggered a lot of discussion when someone submitted it to Hacker News. The comment thread became something of an impromptu Q+A about our project direction and status. I thought it was worth linking to it here and highlighting the discussion for a wider audience. If you have any additional questions, then feel free to comment on this blog post or else, as always, drop by our mailing list.

Read More…

Fifth RISC-V Workshop: Day Two

Today is the second day of the fifth RISC-V workshop. I’ll be keeping a semi-live blog of talks and announcements throughout the day. OpenSoC System Architect: Farzad Fatollahi-Fard Current architectures are wasteful. Only a small fraction of chip area goes to computation. For both GoblinCore and OpenHPC, ended up doing a lot of similar work to achieve only a point design. Why not make a generator to avoid repeating the same steps?

Read More…

Fifth RISC-V Workshop: Day One

The fifth RISC-V workshop is going on today and tomorrow at the Google’s Quad Campus in Mountain View. I’ll be keeping a semi-live blog of talks and announcements throughout the day. -Introduction: Rick O’Connor and Dom Rizzo This workshop is yet again bigger than the last. 350+ attendees, 107 companies, 29 universities. The next workshop will be May 9th-10 in Shanghai, China. RISC-V at UC San Diego: Michael Taylor Startup software stacks today look a light like an iceberg.

Read More…

Generating a Gantt chart from HJSON input

This blog post is a slight departure from the normal topics here. Worry not, we’ll return to discussing Verilog, Chisel, and low-level software work soon. I wrote a quick script to help serve a need (producing a Gantt chart) and thought perhaps others would find it useful. -There are a wide range of online services to help produce and maintain Gantt charts, but none quite offered what I was looking for.

Read More…

Example Gantt Chart

The text content on this website is licensed under a Creative Commons Attribution 4.0 International License, except where otherwise noted. No license is granted for logos or other trademarks. Other content © lowRISC Contributors.

Privacy and cookies policy +Introduction: Rick O’Connor and Dom Rizzo This workshop is yet again bigger than the last. 350+ attendees, 107 companies, 29 universities. The next workshop will be May 9th-10 in Shanghai, China. RISC-V at UC San Diego: Michael Taylor Startup software stacks today look a light like an iceberg.

Read More…

\ No newline at end of file diff --git a/news/page/7/index.html b/news/page/7/index.html index 3027a501..22948822 100644 --- a/news/page/7/index.html +++ b/news/page/7/index.html @@ -1,10 +1,11 @@ lowRISC News · lowRISC: Collaborative open silicon engineering

lowRISC News

lowRISC+IMC internship: second update

This is the second update from our team of interns, comprised of four University of Cambridge undergrads. Their work is kindly sponsored by IMC Financial Markets who are also helping to advise this summer project. +

lowRISC News

Generating a Gantt chart from HJSON input

This blog post is a slight departure from the normal topics here. Worry not, we’ll return to discussing Verilog, Chisel, and low-level software work soon. I wrote a quick script to help serve a need (producing a Gantt chart) and thought perhaps others would find it useful. +There are a wide range of online services to help produce and maintain Gantt charts, but none quite offered what I was looking for.

Read More…

Example Gantt Chart

lowRISC+IMC internship: second update

This is the second update from our team of interns, comprised of four University of Cambridge undergrads. Their work is kindly sponsored by IMC Financial Markets who are also helping to advise this summer project. At the time of our last blog post, we had just finished VGA and were working on implementing the frame buffer. Over the last 2 weeks, we have made significant progress, completing the frame buffer and starting video decode.

Read More…

Notes from the fourth RISC-V workshop

Many of the lowRISC team (Robert Mullins, Wei Song, and Alex Bradbury) have been in Boston this week for the fourth RISC-V workshop. By any measure, this has been a massive success with over 250 attendees representing 63 companies and 42 Universities. Wei presented our most recent work on integrating trace debug, which you’ll soon be able to read much more about here (it’s worth signing up to our announcement list if you want to be informed of each of our releases).

Read More…

lowRISC / IMC internship week one - VGA output

Begnning on Monday, June 27th, we had a team of four University of Cambridge undergrads begin a 10 week internship working on the lowRISC project at the Computer Laboratory, kindly sponsored by IMC Financial Markets (who are also helping to advise this project). The team will be blogging regularly over the course of the summer - I’ll pass over to them to introduce themselves. After some initial brainstorming, we decided to aim to extend the current lowRISC SoC design to enable video output, with the final goal of playing video smoothly at a resolution of 640x480 on FPGA.

Read More…

Announcing the LibreCores design contest and ORConf 2016

Our friends and collaborators at the Free and Open Source Silicon Foundation have launched the LibreCores design contest. This is a student design contest which aims to recognise and reward contributions to the open source hardware ecosystem. The main evaluation criteria are: Openness. Your work must be published under an established Open Source license. Reusability. How easily can your work be used and modified by someone else? Is it well documented?

Read More…

lowRISC's 2016 Google Summer of Code Students

The 2016 Google Summer of Code is now underway and we’re delighted to be working with five students, covering a variety of interesting projects. They have all introduced themselves over the past few weeks on our project mailing list. Many thanks to everyone who applied, to the mentors who volunteered, and to Google for sponsoring this programme. If your application was unsuccessful, I hope you’ll try again next year. The projects for lowRISC in the 2016 GSoC are:

Read More…

Apply now to work with lowRISC in Google Summer of Code

We are very grateful to have been selected to take part as a mentoring organisation in the Google Summer of Code for the second year running. As with last year, we’re working with a number of friends from across the wider open source hardware community to act as an umbrella for a range of hardware-related projects. If you are a student who would like to be paid to work on open source during the summer, then take a look at the lowRISC ideas list and apply.

Read More…

Third RISC-V Workshop: Day Two

Today is the second day of the third RISC-V workshop. Again, I’ll be keeping a semi-live blog of talks and announcements throughout the day. See here for notes from the first day. RISC-V ASIC and FPGA implementations: Richard Herveille Look for freedom of design. Want to free migrate between FPGAs, structured ASICs, standard cell ASICs Want to make it easier to migrate FPGAs to ASICs for advantages in price, performance, power, IP protection.

Read More…

Third RISC-V Workshop: Day One

The third RISC-V workshop is going on today and tomorrow at the Oracle Conference Center, California. I’ll be keeping a semi-live blog of talks and announcements throughout the day. See here for notes from the second day. -Introductions and RISC-V Foundation Overview: Rick O’Connor Save the date, the 4th RISC-V workshop will be July 12th-13th at the MIT CSAIL/Stata Center. In August 2015, articles of incorporation were filed to create a non-profit RISC-V Foundation to govern the ISA.

Read More…

Untethered lowRISC release

Over the past several months, we’ve been working to provide a standalone or ‘untethered’ SoC. Cores in the original Rocket chip rely on communicating with a companion processor via the host-target interface (HTIF) to access peripherals and I/O. This release removes this requirement, adding an I/O bus and instantiating FPGA peripherals. The accompanying tutorial, written by Wei Song, describes how to build this code release and explains the underlying structural changes.

Read More…

lowRISC at ORConf 2015

Please join us October 9th-11th in Geneva, Switzerland for ORConf 2015. The event is kindly being hosted by CERN at the IdeaSquare. Last year’s ORConf was home to the first public talk on lowRISC and we’re delighted this year it will also be hosting a series of lowRISC and RISC-V discussions, serving as a European lowRISC and RISC-V workshop. ORConf has in recent years grown to cover a range of open source hardware topics beyond the original OpenRISC focus.

Read More…

The text content on this website is licensed under a Creative Commons Attribution 4.0 International License, except where otherwise noted. No license is granted for logos or other trademarks. Other content © lowRISC Contributors.

Privacy and cookies policy +Introductions and RISC-V Foundation Overview: Rick O’Connor Save the date, the 4th RISC-V workshop will be July 12th-13th at the MIT CSAIL/Stata Center. In August 2015, articles of incorporation were filed to create a non-profit RISC-V Foundation to govern the ISA.

Read More…

Untethered lowRISC release

Over the past several months, we’ve been working to provide a standalone or ‘untethered’ SoC. Cores in the original Rocket chip rely on communicating with a companion processor via the host-target interface (HTIF) to access peripherals and I/O. This release removes this requirement, adding an I/O bus and instantiating FPGA peripherals. The accompanying tutorial, written by Wei Song, describes how to build this code release and explains the underlying structural changes.

Read More…

\ No newline at end of file diff --git a/news/page/8/index.html b/news/page/8/index.html index 04e0c7bc..002c826c 100644 --- a/news/page/8/index.html +++ b/news/page/8/index.html @@ -1,6 +1,6 @@ lowRISC News · lowRISC: Collaborative open silicon engineering

lowRISC News

Second RISC-V Workshop: Day Two

It’s the second day of the second RISC-V workshop today in Berkeley, California. I’ll be keeping a semi-live blog of talks and announcements throughout the day. +

lowRISC News

lowRISC at ORConf 2015

Please join us October 9th-11th in Geneva, Switzerland for ORConf 2015. The event is kindly being hosted by CERN at the IdeaSquare. Last year’s ORConf was home to the first public talk on lowRISC and we’re delighted this year it will also be hosting a series of lowRISC and RISC-V discussions, serving as a European lowRISC and RISC-V workshop. ORConf has in recent years grown to cover a range of open source hardware topics beyond the original OpenRISC focus.

Read More…

Second RISC-V Workshop: Day Two

It’s the second day of the second RISC-V workshop today in Berkeley, California. I’ll be keeping a semi-live blog of talks and announcements throughout the day. Z-scale. Tiny 32-bit RISC-V Systems: Yunsup Lee Z-Scale is a family of tiny cores, similar in spirit to the ARM Cortex-M family. It integrates with the AHB-Lite interconnect. Contrast to Rocket (in-order cores, 64-bit, 32-bit, dual-issue options), and BOOM (a family of out-of-order cores).

Read More…

Second RISC-V Workshop: Day One

The second RISC-V workshop is going on today and tomorrow in Berkeley, California. I’ll be keeping a semi-live blog of talks and announcements throughout the day. Introductions and welcome: Krste Asanović The beginning of Krste’s talk will be familiar for anyone who’s seen an introduction to RISC-V before. Pleasingly, there are a lot of new faces here at the workshop so the introduction of course makes a lot of sense.

Read More…

Summer of Code students for lowRISC

lowRISC was fortunate enough to be chosen as a mentoring organisation in this year’s Google Summer of Code. The Google Summer of Code program funds students to work on open source projects over the summer. We had 52 applications across the range of project ideas we’ve been advertising. As you can see from the range of project ideas, lowRISC is taking part as an umbrella organisation, working with a number of our friends in the wider open source software and hardware community.

Read More…

lowRISC tagged memory preview release

We’re pleased to announce the first lowRISC preview release, demonstrating support for tagged memory as described in our memo. Our ambition with lowRISC is to provide an open-source System-on-Chip platform for others to build on, along with low-cost development boards featuring a reference implementation. Although there’s more work to be done on the tagged memory implementation, now seemed a good time to document what we’ve done in order for the wider community to take a look.

Read More…

\ No newline at end of file diff --git a/page/10/index.html b/page/10/index.html index 84465c39..cb531d1e 100644 --- a/page/10/index.html +++ b/page/10/index.html @@ -1,7 +1,7 @@ lowRISC: Collaborative open silicon engineering

Open to the core

lowRISC is a not-for-profit company with a full stack engineering team based in Cambridge, UK. -We use collaborative engineering to develop and maintain open source silicon designs and tools.

Fifth RISC-V Workshop: Day One

The fifth RISC-V workshop is going on today and tomorrow at the Google’s Quad Campus in Mountain View. I’ll be keeping a semi-live blog of talks and announcements throughout the day. -Introduction: Rick O’Connor and Dom Rizzo This workshop is yet again bigger than the last. 350+ attendees, 107 companies, 29 universities. The next workshop will be May 9th-10 in Shanghai, China. RISC-V at UC San Diego: Michael Taylor Startup software stacks today look a light like an iceberg.

Read More…

open source icon

Open source

Our work is open and permissively licensed, helping to move the industry forward with flexible, accessible and effective systems and tools. We implement and have expertise in the free and open RISC-V ISA.

Durable icon

Durable technology

lowRISC creates infrastructure which will be used, useful and sustainable for future generations of computer systems, by getting the foundations right and not cutting corners.

Excellence icon

Full stack technical excellence

High quality, robust engineering and great documentation are essential to provide useful and maintainable technology. lowRISC create, support and maintain open cores, hardware IP blocks, compiler infrastructure and test and verification systems.

collaborative icon

Collaborative engineering

We work closely with others, testing new ideas and developing systems together, and sharing what we learn and build. lowRISC is part of the open technology ecosystem, and fosters inclusive and participatory communities.

pragmatic icon

Pragmatic

We make choices that enable us to take concrete steps as best we can towards open source silicon being used at scale. lowRISC aims to show that it's entirely possible to develop open source silicon solutions at a quality suitable for large-scale production and deployment.

independent icon

Independent and
not-for-profit

lowRISC is a neutral home for multi-partner projects delivering verified, high quality IP and tools. This enables shared investment into pre-competitive technology and open standards, providing the solid foundations necessary for the rapid development cycles of next generation silicon products.


OpenTitan partners

Announcing OpenTitan, the first transparent silicon root of trust

We are excited to unveil the OpenTitan silicon root of trust project, a new effort built using the successful collaborative engineering model created by lowRISC in partnership with Google and other commercial and academic partners.

This effort sets a new bar for transparency in trusted silicon, and lowRISC is proud to serve as both steward and not-for-profit engineering contributor to OpenTitan, the world’s first open source silicon root of trust.

Silicon root of trust chips increase trust in the integrity of the infrastructure on which software runs. +We use collaborative engineering to develop and maintain open source silicon designs and tools.

Fifth RISC-V Workshop: Day Two

Today is the second day of the fifth RISC-V workshop. I’ll be keeping a semi-live blog of talks and announcements throughout the day. +OpenSoC System Architect: Farzad Fatollahi-Fard Current architectures are wasteful. Only a small fraction of chip area goes to computation. For both GoblinCore and OpenHPC, ended up doing a lot of similar work to achieve only a point design. Why not make a generator to avoid repeating the same steps?

Read More…

open source icon

Open source

Our work is open and permissively licensed, helping to move the industry forward with flexible, accessible and effective systems and tools. We implement and have expertise in the free and open RISC-V ISA.

Durable icon

Durable technology

lowRISC creates infrastructure which will be used, useful and sustainable for future generations of computer systems, by getting the foundations right and not cutting corners.

Excellence icon

Full stack technical excellence

High quality, robust engineering and great documentation are essential to provide useful and maintainable technology. lowRISC create, support and maintain open cores, hardware IP blocks, compiler infrastructure and test and verification systems.

collaborative icon

Collaborative engineering

We work closely with others, testing new ideas and developing systems together, and sharing what we learn and build. lowRISC is part of the open technology ecosystem, and fosters inclusive and participatory communities.

pragmatic icon

Pragmatic

We make choices that enable us to take concrete steps as best we can towards open source silicon being used at scale. lowRISC aims to show that it's entirely possible to develop open source silicon solutions at a quality suitable for large-scale production and deployment.

independent icon

Independent and
not-for-profit

lowRISC is a neutral home for multi-partner projects delivering verified, high quality IP and tools. This enables shared investment into pre-competitive technology and open standards, providing the solid foundations necessary for the rapid development cycles of next generation silicon products.


OpenTitan partners

Announcing OpenTitan, the first transparent silicon root of trust

We are excited to unveil the OpenTitan silicon root of trust project, a new effort built using the successful collaborative engineering model created by lowRISC in partnership with Google and other commercial and academic partners.

This effort sets a new bar for transparency in trusted silicon, and lowRISC is proud to serve as both steward and not-for-profit engineering contributor to OpenTitan, the world’s first open source silicon root of trust.

Silicon root of trust chips increase trust in the integrity of the infrastructure on which software runs. Open sourcing the silicon design makes it more transparent, trustworthy, and ultimately, secure.


\ No newline at end of file diff --git a/page/11/index.html b/page/11/index.html index 249f1340..54c0c68d 100644 --- a/page/11/index.html +++ b/page/11/index.html @@ -1,7 +1,7 @@ lowRISC: Collaborative open silicon engineering

Open to the core

lowRISC is a not-for-profit company with a full stack engineering team based in Cambridge, UK. -We use collaborative engineering to develop and maintain open source silicon designs and tools.

lowRISC / IMC internship week one - VGA output

Begnning on Monday, June 27th, we had a team of four University of Cambridge undergrads begin a 10 week internship working on the lowRISC project at the Computer Laboratory, kindly sponsored by IMC Financial Markets (who are also helping to advise this project). The team will be blogging regularly over the course of the summer - I’ll pass over to them to introduce themselves. -After some initial brainstorming, we decided to aim to extend the current lowRISC SoC design to enable video output, with the final goal of playing video smoothly at a resolution of 640x480 on FPGA.

Read More…

open source icon

Open source

Our work is open and permissively licensed, helping to move the industry forward with flexible, accessible and effective systems and tools. We implement and have expertise in the free and open RISC-V ISA.

Durable icon

Durable technology

lowRISC creates infrastructure which will be used, useful and sustainable for future generations of computer systems, by getting the foundations right and not cutting corners.

Excellence icon

Full stack technical excellence

High quality, robust engineering and great documentation are essential to provide useful and maintainable technology. lowRISC create, support and maintain open cores, hardware IP blocks, compiler infrastructure and test and verification systems.

collaborative icon

Collaborative engineering

We work closely with others, testing new ideas and developing systems together, and sharing what we learn and build. lowRISC is part of the open technology ecosystem, and fosters inclusive and participatory communities.

pragmatic icon

Pragmatic

We make choices that enable us to take concrete steps as best we can towards open source silicon being used at scale. lowRISC aims to show that it's entirely possible to develop open source silicon solutions at a quality suitable for large-scale production and deployment.

independent icon

Independent and
not-for-profit

lowRISC is a neutral home for multi-partner projects delivering verified, high quality IP and tools. This enables shared investment into pre-competitive technology and open standards, providing the solid foundations necessary for the rapid development cycles of next generation silicon products.


OpenTitan partners

Announcing OpenTitan, the first transparent silicon root of trust

We are excited to unveil the OpenTitan silicon root of trust project, a new effort built using the successful collaborative engineering model created by lowRISC in partnership with Google and other commercial and academic partners.

This effort sets a new bar for transparency in trusted silicon, and lowRISC is proud to serve as both steward and not-for-profit engineering contributor to OpenTitan, the world’s first open source silicon root of trust.

Silicon root of trust chips increase trust in the integrity of the infrastructure on which software runs. +We use collaborative engineering to develop and maintain open source silicon designs and tools.

Soc structure updates

Thanks to the continuous development from the RISC-V group at UC Berkeley, there are a lot of structure changes and extra features incorporated in this release. +Shared TileLink MEM network for both cached (memory) accesses and uncached (IO) accesses. In the previous untethered release, cached memory accesses and uncached IO accesses are separated early in the L1 D$, which has the benefit of small on-chip interconnects and less interference to the memory interconnect from IO transactions.

Read More…

open source icon

Open source

Our work is open and permissively licensed, helping to move the industry forward with flexible, accessible and effective systems and tools. We implement and have expertise in the free and open RISC-V ISA.

Durable icon

Durable technology

lowRISC creates infrastructure which will be used, useful and sustainable for future generations of computer systems, by getting the foundations right and not cutting corners.

Excellence icon

Full stack technical excellence

High quality, robust engineering and great documentation are essential to provide useful and maintainable technology. lowRISC create, support and maintain open cores, hardware IP blocks, compiler infrastructure and test and verification systems.

collaborative icon

Collaborative engineering

We work closely with others, testing new ideas and developing systems together, and sharing what we learn and build. lowRISC is part of the open technology ecosystem, and fosters inclusive and participatory communities.

pragmatic icon

Pragmatic

We make choices that enable us to take concrete steps as best we can towards open source silicon being used at scale. lowRISC aims to show that it's entirely possible to develop open source silicon solutions at a quality suitable for large-scale production and deployment.

independent icon

Independent and
not-for-profit

lowRISC is a neutral home for multi-partner projects delivering verified, high quality IP and tools. This enables shared investment into pre-competitive technology and open standards, providing the solid foundations necessary for the rapid development cycles of next generation silicon products.


OpenTitan partners

Announcing OpenTitan, the first transparent silicon root of trust

We are excited to unveil the OpenTitan silicon root of trust project, a new effort built using the successful collaborative engineering model created by lowRISC in partnership with Google and other commercial and academic partners.

This effort sets a new bar for transparency in trusted silicon, and lowRISC is proud to serve as both steward and not-for-profit engineering contributor to OpenTitan, the world’s first open source silicon root of trust.

Silicon root of trust chips increase trust in the integrity of the infrastructure on which software runs. Open sourcing the silicon design makes it more transparent, trustworthy, and ultimately, secure.


\ No newline at end of file diff --git a/page/12/index.html b/page/12/index.html index 6a57dad3..780eb729 100644 --- a/page/12/index.html +++ b/page/12/index.html @@ -1,7 +1,6 @@ lowRISC: Collaborative open silicon engineering

Open to the core

lowRISC is a not-for-profit company with a full stack engineering team based in Cambridge, UK. -We use collaborative engineering to develop and maintain open source silicon designs and tools.

Generic lowRISC setup

This part is identical to the previous tutorial, simply perform those steps: -Install Xilinx Vivado Install Verilator Compile and install RISC-V cross-compiler

Read More…

open source icon

Open source

Our work is open and permissively licensed, helping to move the industry forward with flexible, accessible and effective systems and tools. We implement and have expertise in the free and open RISC-V ISA.

Durable icon

Durable technology

lowRISC creates infrastructure which will be used, useful and sustainable for future generations of computer systems, by getting the foundations right and not cutting corners.

Excellence icon

Full stack technical excellence

High quality, robust engineering and great documentation are essential to provide useful and maintainable technology. lowRISC create, support and maintain open cores, hardware IP blocks, compiler infrastructure and test and verification systems.

collaborative icon

Collaborative engineering

We work closely with others, testing new ideas and developing systems together, and sharing what we learn and build. lowRISC is part of the open technology ecosystem, and fosters inclusive and participatory communities.

pragmatic icon

Pragmatic

We make choices that enable us to take concrete steps as best we can towards open source silicon being used at scale. lowRISC aims to show that it's entirely possible to develop open source silicon solutions at a quality suitable for large-scale production and deployment.

independent icon

Independent and
not-for-profit

lowRISC is a neutral home for multi-partner projects delivering verified, high quality IP and tools. This enables shared investment into pre-competitive technology and open standards, providing the solid foundations necessary for the rapid development cycles of next generation silicon products.


OpenTitan partners

Announcing OpenTitan, the first transparent silicon root of trust

We are excited to unveil the OpenTitan silicon root of trust project, a new effort built using the successful collaborative engineering model created by lowRISC in partnership with Google and other commercial and academic partners.

This effort sets a new bar for transparency in trusted silicon, and lowRISC is proud to serve as both steward and not-for-profit engineering contributor to OpenTitan, the world’s first open source silicon root of trust.

Silicon root of trust chips increase trust in the integrity of the infrastructure on which software runs. +We use collaborative engineering to develop and maintain open source silicon designs and tools.

Debug walkthrough

In this main part of this tutorial you will learn about the debug features we have added to lowRISC. After introducing the debug enumeration and the general software usage with the RTL simulation, we will introduce the different features in example debug sessions. Finally, a full FPGA example is given based on the Nexys 4 board.

Read More…

open source icon

Open source

Our work is open and permissively licensed, helping to move the industry forward with flexible, accessible and effective systems and tools. We implement and have expertise in the free and open RISC-V ISA.

Durable icon

Durable technology

lowRISC creates infrastructure which will be used, useful and sustainable for future generations of computer systems, by getting the foundations right and not cutting corners.

Excellence icon

Full stack technical excellence

High quality, robust engineering and great documentation are essential to provide useful and maintainable technology. lowRISC create, support and maintain open cores, hardware IP blocks, compiler infrastructure and test and verification systems.

collaborative icon

Collaborative engineering

We work closely with others, testing new ideas and developing systems together, and sharing what we learn and build. lowRISC is part of the open technology ecosystem, and fosters inclusive and participatory communities.

pragmatic icon

Pragmatic

We make choices that enable us to take concrete steps as best we can towards open source silicon being used at scale. lowRISC aims to show that it's entirely possible to develop open source silicon solutions at a quality suitable for large-scale production and deployment.

independent icon

Independent and
not-for-profit

lowRISC is a neutral home for multi-partner projects delivering verified, high quality IP and tools. This enables shared investment into pre-competitive technology and open standards, providing the solid foundations necessary for the rapid development cycles of next generation silicon products.


OpenTitan partners

Announcing OpenTitan, the first transparent silicon root of trust

We are excited to unveil the OpenTitan silicon root of trust project, a new effort built using the successful collaborative engineering model created by lowRISC in partnership with Google and other commercial and academic partners.

This effort sets a new bar for transparency in trusted silicon, and lowRISC is proud to serve as both steward and not-for-profit engineering contributor to OpenTitan, the world’s first open source silicon root of trust.

Silicon root of trust chips increase trust in the integrity of the infrastructure on which software runs. Open sourcing the silicon design makes it more transparent, trustworthy, and ultimately, secure.


\ No newline at end of file diff --git a/page/13/index.html b/page/13/index.html index bdaec438..0d75e680 100644 --- a/page/13/index.html +++ b/page/13/index.html @@ -1,7 +1,7 @@ lowRISC: Collaborative open silicon engineering

Open to the core

lowRISC is a not-for-profit company with a full stack engineering team based in Cambridge, UK. -We use collaborative engineering to develop and maintain open source silicon designs and tools.

Third RISC-V Workshop: Day One

The third RISC-V workshop is going on today and tomorrow at the Oracle Conference Center, California. I’ll be keeping a semi-live blog of talks and announcements throughout the day. See here for notes from the second day. -Introductions and RISC-V Foundation Overview: Rick O’Connor Save the date, the 4th RISC-V workshop will be July 12th-13th at the MIT CSAIL/Stata Center. In August 2015, articles of incorporation were filed to create a non-profit RISC-V Foundation to govern the ISA.

Read More…

open source icon

Open source

Our work is open and permissively licensed, helping to move the industry forward with flexible, accessible and effective systems and tools. We implement and have expertise in the free and open RISC-V ISA.

Durable icon

Durable technology

lowRISC creates infrastructure which will be used, useful and sustainable for future generations of computer systems, by getting the foundations right and not cutting corners.

Excellence icon

Full stack technical excellence

High quality, robust engineering and great documentation are essential to provide useful and maintainable technology. lowRISC create, support and maintain open cores, hardware IP blocks, compiler infrastructure and test and verification systems.

collaborative icon

Collaborative engineering

We work closely with others, testing new ideas and developing systems together, and sharing what we learn and build. lowRISC is part of the open technology ecosystem, and fosters inclusive and participatory communities.

pragmatic icon

Pragmatic

We make choices that enable us to take concrete steps as best we can towards open source silicon being used at scale. lowRISC aims to show that it's entirely possible to develop open source silicon solutions at a quality suitable for large-scale production and deployment.

independent icon

Independent and
not-for-profit

lowRISC is a neutral home for multi-partner projects delivering verified, high quality IP and tools. This enables shared investment into pre-competitive technology and open standards, providing the solid foundations necessary for the rapid development cycles of next generation silicon products.


OpenTitan partners

Announcing OpenTitan, the first transparent silicon root of trust

We are excited to unveil the OpenTitan silicon root of trust project, a new effort built using the successful collaborative engineering model created by lowRISC in partnership with Google and other commercial and academic partners.

This effort sets a new bar for transparency in trusted silicon, and lowRISC is proud to serve as both steward and not-for-profit engineering contributor to OpenTitan, the world’s first open source silicon root of trust.

Silicon root of trust chips increase trust in the integrity of the infrastructure on which software runs. +We use collaborative engineering to develop and maintain open source silicon designs and tools.

Third RISC-V Workshop: Day Two

Today is the second day of the third RISC-V workshop. Again, I’ll be keeping a semi-live blog of talks and announcements throughout the day. See here for notes from the first day. +RISC-V ASIC and FPGA implementations: Richard Herveille Look for freedom of design. Want to free migrate between FPGAs, structured ASICs, standard cell ASICs Want to make it easier to migrate FPGAs to ASICs for advantages in price, performance, power, IP protection.

Read More…

open source icon

Open source

Our work is open and permissively licensed, helping to move the industry forward with flexible, accessible and effective systems and tools. We implement and have expertise in the free and open RISC-V ISA.

Durable icon

Durable technology

lowRISC creates infrastructure which will be used, useful and sustainable for future generations of computer systems, by getting the foundations right and not cutting corners.

Excellence icon

Full stack technical excellence

High quality, robust engineering and great documentation are essential to provide useful and maintainable technology. lowRISC create, support and maintain open cores, hardware IP blocks, compiler infrastructure and test and verification systems.

collaborative icon

Collaborative engineering

We work closely with others, testing new ideas and developing systems together, and sharing what we learn and build. lowRISC is part of the open technology ecosystem, and fosters inclusive and participatory communities.

pragmatic icon

Pragmatic

We make choices that enable us to take concrete steps as best we can towards open source silicon being used at scale. lowRISC aims to show that it's entirely possible to develop open source silicon solutions at a quality suitable for large-scale production and deployment.

independent icon

Independent and
not-for-profit

lowRISC is a neutral home for multi-partner projects delivering verified, high quality IP and tools. This enables shared investment into pre-competitive technology and open standards, providing the solid foundations necessary for the rapid development cycles of next generation silicon products.


OpenTitan partners

Announcing OpenTitan, the first transparent silicon root of trust

We are excited to unveil the OpenTitan silicon root of trust project, a new effort built using the successful collaborative engineering model created by lowRISC in partnership with Google and other commercial and academic partners.

This effort sets a new bar for transparency in trusted silicon, and lowRISC is proud to serve as both steward and not-for-profit engineering contributor to OpenTitan, the world’s first open source silicon root of trust.

Silicon root of trust chips increase trust in the integrity of the infrastructure on which software runs. Open sourcing the silicon design makes it more transparent, trustworthy, and ultimately, secure.


\ No newline at end of file diff --git a/page/14/index.html b/page/14/index.html index c99caafb..6bbde255 100644 --- a/page/14/index.html +++ b/page/14/index.html @@ -1,7 +1,7 @@ lowRISC: Collaborative open silicon engineering

Open to the core

lowRISC is a not-for-profit company with a full stack engineering team based in Cambridge, UK. -We use collaborative engineering to develop and maintain open source silicon designs and tools.

Install Verilator

Verilator Verilator is written by Wilson Snyder (wsnyder@wsnyder.org), with Duane Galbi and Paul Wasson (pmwasson@gmail.com). -“Verilator is the fastest free Verilog HDL simulator, and beats most commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams.

Read More…

open source icon

Open source

Our work is open and permissively licensed, helping to move the industry forward with flexible, accessible and effective systems and tools. We implement and have expertise in the free and open RISC-V ISA.

Durable icon

Durable technology

lowRISC creates infrastructure which will be used, useful and sustainable for future generations of computer systems, by getting the foundations right and not cutting corners.

Excellence icon

Full stack technical excellence

High quality, robust engineering and great documentation are essential to provide useful and maintainable technology. lowRISC create, support and maintain open cores, hardware IP blocks, compiler infrastructure and test and verification systems.

collaborative icon

Collaborative engineering

We work closely with others, testing new ideas and developing systems together, and sharing what we learn and build. lowRISC is part of the open technology ecosystem, and fosters inclusive and participatory communities.

pragmatic icon

Pragmatic

We make choices that enable us to take concrete steps as best we can towards open source silicon being used at scale. lowRISC aims to show that it's entirely possible to develop open source silicon solutions at a quality suitable for large-scale production and deployment.

independent icon

Independent and
not-for-profit

lowRISC is a neutral home for multi-partner projects delivering verified, high quality IP and tools. This enables shared investment into pre-competitive technology and open standards, providing the solid foundations necessary for the rapid development cycles of next generation silicon products.


OpenTitan partners

Announcing OpenTitan, the first transparent silicon root of trust

We are excited to unveil the OpenTitan silicon root of trust project, a new effort built using the successful collaborative engineering model created by lowRISC in partnership with Google and other commercial and academic partners.

This effort sets a new bar for transparency in trusted silicon, and lowRISC is proud to serve as both steward and not-for-profit engineering contributor to OpenTitan, the world’s first open source silicon root of trust.

Silicon root of trust chips increase trust in the integrity of the infrastructure on which software runs. +We use collaborative engineering to develop and maintain open source silicon designs and tools.

FPGA Simulation

An FPGA simulation is provided using the Xilinx ISim simulator. However, due to the lack of behavioural models for all peripherals, this FPGA simulation covers only part of the whole SoC. +All parts of the Rocket cores, L1/L2 caches and on-chip interconnects are simulated. A full DDR RAM simulation model is available from Xilinx (disabled by default) but extremely slow. A behavioural RAM simulation model is provided using SystemVerilog DPI interfaces (enabled by default).

Read More…

open source icon

Open source

Our work is open and permissively licensed, helping to move the industry forward with flexible, accessible and effective systems and tools. We implement and have expertise in the free and open RISC-V ISA.

Durable icon

Durable technology

lowRISC creates infrastructure which will be used, useful and sustainable for future generations of computer systems, by getting the foundations right and not cutting corners.

Excellence icon

Full stack technical excellence

High quality, robust engineering and great documentation are essential to provide useful and maintainable technology. lowRISC create, support and maintain open cores, hardware IP blocks, compiler infrastructure and test and verification systems.

collaborative icon

Collaborative engineering

We work closely with others, testing new ideas and developing systems together, and sharing what we learn and build. lowRISC is part of the open technology ecosystem, and fosters inclusive and participatory communities.

pragmatic icon

Pragmatic

We make choices that enable us to take concrete steps as best we can towards open source silicon being used at scale. lowRISC aims to show that it's entirely possible to develop open source silicon solutions at a quality suitable for large-scale production and deployment.

independent icon

Independent and
not-for-profit

lowRISC is a neutral home for multi-partner projects delivering verified, high quality IP and tools. This enables shared investment into pre-competitive technology and open standards, providing the solid foundations necessary for the rapid development cycles of next generation silicon products.


OpenTitan partners

Announcing OpenTitan, the first transparent silicon root of trust

We are excited to unveil the OpenTitan silicon root of trust project, a new effort built using the successful collaborative engineering model created by lowRISC in partnership with Google and other commercial and academic partners.

This effort sets a new bar for transparency in trusted silicon, and lowRISC is proud to serve as both steward and not-for-profit engineering contributor to OpenTitan, the world’s first open source silicon root of trust.

Silicon root of trust chips increase trust in the integrity of the infrastructure on which software runs. Open sourcing the silicon design makes it more transparent, trustworthy, and ultimately, secure.


\ No newline at end of file diff --git a/page/15/index.html b/page/15/index.html index a5ee7461..16e5d273 100644 --- a/page/15/index.html +++ b/page/15/index.html @@ -1,6 +1,8 @@ lowRISC: Collaborative open silicon engineering

Open to the core

lowRISC is a not-for-profit company with a full stack engineering team based in Cambridge, UK. -We use collaborative engineering to develop and maintain open source silicon designs and tools.

lowRISC at ORConf 2015

Please join us October 9th-11th in Geneva, Switzerland for ORConf 2015. The event is kindly being hosted by CERN at the IdeaSquare. Last year’s ORConf was home to the first public talk on lowRISC and we’re delighted this year it will also be hosting a series of lowRISC and RISC-V discussions, serving as a European lowRISC and RISC-V workshop. ORConf has in recent years grown to cover a range of open source hardware topics beyond the original OpenRISC focus.

Read More…

open source icon

Open source

Our work is open and permissively licensed, helping to move the industry forward with flexible, accessible and effective systems and tools. We implement and have expertise in the free and open RISC-V ISA.

Durable icon

Durable technology

lowRISC creates infrastructure which will be used, useful and sustainable for future generations of computer systems, by getting the foundations right and not cutting corners.

Excellence icon

Full stack technical excellence

High quality, robust engineering and great documentation are essential to provide useful and maintainable technology. lowRISC create, support and maintain open cores, hardware IP blocks, compiler infrastructure and test and verification systems.

collaborative icon

Collaborative engineering

We work closely with others, testing new ideas and developing systems together, and sharing what we learn and build. lowRISC is part of the open technology ecosystem, and fosters inclusive and participatory communities.

pragmatic icon

Pragmatic

We make choices that enable us to take concrete steps as best we can towards open source silicon being used at scale. lowRISC aims to show that it's entirely possible to develop open source silicon solutions at a quality suitable for large-scale production and deployment.

independent icon

Independent and
not-for-profit

lowRISC is a neutral home for multi-partner projects delivering verified, high quality IP and tools. This enables shared investment into pre-competitive technology and open standards, providing the solid foundations necessary for the rapid development cycles of next generation silicon products.


OpenTitan partners

Announcing OpenTitan, the first transparent silicon root of trust

We are excited to unveil the OpenTitan silicon root of trust project, a new effort built using the successful collaborative engineering model created by lowRISC in partnership with Google and other commercial and academic partners.

This effort sets a new bar for transparency in trusted silicon, and lowRISC is proud to serve as both steward and not-for-profit engineering contributor to OpenTitan, the world’s first open source silicon root of trust.

Silicon root of trust chips increase trust in the integrity of the infrastructure on which software runs. +We use collaborative engineering to develop and maintain open source silicon designs and tools.

Simulations and FPGA Demo

This release works with three different simulators and provides an FPGA demo using either a Xilinx Kintex-7 KC705 evaluation kit or a low-end Nexys™4 DDR Artix-7 FPGA Board. +Behavioural Simulation (Spike) A fast instruction level simulator. The “golden” implementation of Rocket cores. Peripheral support from the front-end server (not compatible with the FPGA implemantion). +RTL simulation RTL-level simulation for the whole lowRISC SoC provided by Verilator. Behavioural memory model and simple HTIF for ISA regression test.

Read More…

open source icon

Open source

Our work is open and permissively licensed, helping to move the industry forward with flexible, accessible and effective systems and tools. We implement and have expertise in the free and open RISC-V ISA.

Durable icon

Durable technology

lowRISC creates infrastructure which will be used, useful and sustainable for future generations of computer systems, by getting the foundations right and not cutting corners.

Excellence icon

Full stack technical excellence

High quality, robust engineering and great documentation are essential to provide useful and maintainable technology. lowRISC create, support and maintain open cores, hardware IP blocks, compiler infrastructure and test and verification systems.

collaborative icon

Collaborative engineering

We work closely with others, testing new ideas and developing systems together, and sharing what we learn and build. lowRISC is part of the open technology ecosystem, and fosters inclusive and participatory communities.

pragmatic icon

Pragmatic

We make choices that enable us to take concrete steps as best we can towards open source silicon being used at scale. lowRISC aims to show that it's entirely possible to develop open source silicon solutions at a quality suitable for large-scale production and deployment.

independent icon

Independent and
not-for-profit

lowRISC is a neutral home for multi-partner projects delivering verified, high quality IP and tools. This enables shared investment into pre-competitive technology and open standards, providing the solid foundations necessary for the rapid development cycles of next generation silicon products.


OpenTitan partners

Announcing OpenTitan, the first transparent silicon root of trust

We are excited to unveil the OpenTitan silicon root of trust project, a new effort built using the successful collaborative engineering model created by lowRISC in partnership with Google and other commercial and academic partners.

This effort sets a new bar for transparency in trusted silicon, and lowRISC is proud to serve as both steward and not-for-profit engineering contributor to OpenTitan, the world’s first open source silicon root of trust.

Silicon root of trust chips increase trust in the integrity of the infrastructure on which software runs. Open sourcing the silicon design makes it more transparent, trustworthy, and ultimately, secure.


\ No newline at end of file diff --git a/page/16/index.html b/page/16/index.html index df18fbe7..50cb523f 100644 --- a/page/16/index.html +++ b/page/16/index.html @@ -1,6 +1,7 @@ lowRISC: Collaborative open silicon engineering

Open to the core

lowRISC is a not-for-profit company with a full stack engineering team based in Cambridge, UK. -We use collaborative engineering to develop and maintain open source silicon designs and tools.

Updating the kernel of a running system

As an install step, the Linux kernel (with BBL) can always be written on the host card reader. However, for regular use, it is inconvenient to keep swapping the card between devices. If you already have a running Linux system, perhaps based on the pre-made executables, it is possible to replace the kernel in the running system, which saves wear and tear from regularly swapping cards between target system and PC.

Read More…

open source icon

Open source

Our work is open and permissively licensed, helping to move the industry forward with flexible, accessible and effective systems and tools. We implement and have expertise in the free and open RISC-V ISA.

Durable icon

Durable technology

lowRISC creates infrastructure which will be used, useful and sustainable for future generations of computer systems, by getting the foundations right and not cutting corners.

Excellence icon

Full stack technical excellence

High quality, robust engineering and great documentation are essential to provide useful and maintainable technology. lowRISC create, support and maintain open cores, hardware IP blocks, compiler infrastructure and test and verification systems.

collaborative icon

Collaborative engineering

We work closely with others, testing new ideas and developing systems together, and sharing what we learn and build. lowRISC is part of the open technology ecosystem, and fosters inclusive and participatory communities.

pragmatic icon

Pragmatic

We make choices that enable us to take concrete steps as best we can towards open source silicon being used at scale. lowRISC aims to show that it's entirely possible to develop open source silicon solutions at a quality suitable for large-scale production and deployment.

independent icon

Independent and
not-for-profit

lowRISC is a neutral home for multi-partner projects delivering verified, high quality IP and tools. This enables shared investment into pre-competitive technology and open standards, providing the solid foundations necessary for the rapid development cycles of next generation silicon products.


OpenTitan partners

Announcing OpenTitan, the first transparent silicon root of trust

We are excited to unveil the OpenTitan silicon root of trust project, a new effort built using the successful collaborative engineering model created by lowRISC in partnership with Google and other commercial and academic partners.

This effort sets a new bar for transparency in trusted silicon, and lowRISC is proud to serve as both steward and not-for-profit engineering contributor to OpenTitan, the world’s first open source silicon root of trust.

Silicon root of trust chips increase trust in the integrity of the infrastructure on which software runs. +We use collaborative engineering to develop and maintain open source silicon designs and tools.

RISCV emulation

No pre-build installation images are available for our setup. So we accelerate the bootstrapping process using qemu. This first step builds qemu binary that provides user-space emulation (i.e. will execute RISC-V binaries, and intercept Linux syscalls to be handled by the host OS). This is in contrast to QEMU’s full system emulation mode, which provides emulation devices and requires you to boot a native operating system. +cd $TOP/qemu ./configure --static --disable-system --target-list=riscv64-linux-user make Next recommended step below:

Read More…

open source icon

Open source

Our work is open and permissively licensed, helping to move the industry forward with flexible, accessible and effective systems and tools. We implement and have expertise in the free and open RISC-V ISA.

Durable icon

Durable technology

lowRISC creates infrastructure which will be used, useful and sustainable for future generations of computer systems, by getting the foundations right and not cutting corners.

Excellence icon

Full stack technical excellence

High quality, robust engineering and great documentation are essential to provide useful and maintainable technology. lowRISC create, support and maintain open cores, hardware IP blocks, compiler infrastructure and test and verification systems.

collaborative icon

Collaborative engineering

We work closely with others, testing new ideas and developing systems together, and sharing what we learn and build. lowRISC is part of the open technology ecosystem, and fosters inclusive and participatory communities.

pragmatic icon

Pragmatic

We make choices that enable us to take concrete steps as best we can towards open source silicon being used at scale. lowRISC aims to show that it's entirely possible to develop open source silicon solutions at a quality suitable for large-scale production and deployment.

independent icon

Independent and
not-for-profit

lowRISC is a neutral home for multi-partner projects delivering verified, high quality IP and tools. This enables shared investment into pre-competitive technology and open standards, providing the solid foundations necessary for the rapid development cycles of next generation silicon products.


OpenTitan partners

Announcing OpenTitan, the first transparent silicon root of trust

We are excited to unveil the OpenTitan silicon root of trust project, a new effort built using the successful collaborative engineering model created by lowRISC in partnership with Google and other commercial and academic partners.

This effort sets a new bar for transparency in trusted silicon, and lowRISC is proud to serve as both steward and not-for-profit engineering contributor to OpenTitan, the world’s first open source silicon root of trust.

Silicon root of trust chips increase trust in the integrity of the infrastructure on which software runs. Open sourcing the silicon design makes it more transparent, trustworthy, and ultimately, secure.


\ No newline at end of file diff --git a/page/17/index.html b/page/17/index.html index 930df5ab..ad9b2f14 100644 --- a/page/17/index.html +++ b/page/17/index.html @@ -1,8 +1,8 @@ lowRISC: Collaborative open silicon engineering

Open to the core

lowRISC is a not-for-profit company with a full stack engineering team based in Cambridge, UK. -We use collaborative engineering to develop and maintain open source silicon designs and tools.

Running simulations using Spike

Spike is a RISC-V functional ISA simulator. It models a RISC-V core and cache system. Note that our fork hasn’t currently been modified to include tagged memory support. -An example hello world program is provided in riscv-tools/hello/: -# set up the RISCV environment variables cd $TOP/riscv-tools/hello make This will generate three executables to run with and without the support of the proxy kernel and with the support of a full Linux OS:

Read More…

open source icon

Open source

Our work is open and permissively licensed, helping to move the industry forward with flexible, accessible and effective systems and tools. We implement and have expertise in the free and open RISC-V ISA.

Durable icon

Durable technology

lowRISC creates infrastructure which will be used, useful and sustainable for future generations of computer systems, by getting the foundations right and not cutting corners.

Excellence icon

Full stack technical excellence

High quality, robust engineering and great documentation are essential to provide useful and maintainable technology. lowRISC create, support and maintain open cores, hardware IP blocks, compiler infrastructure and test and verification systems.

collaborative icon

Collaborative engineering

We work closely with others, testing new ideas and developing systems together, and sharing what we learn and build. lowRISC is part of the open technology ecosystem, and fosters inclusive and participatory communities.

pragmatic icon

Pragmatic

We make choices that enable us to take concrete steps as best we can towards open source silicon being used at scale. lowRISC aims to show that it's entirely possible to develop open source silicon solutions at a quality suitable for large-scale production and deployment.

independent icon

Independent and
not-for-profit

lowRISC is a neutral home for multi-partner projects delivering verified, high quality IP and tools. This enables shared investment into pre-competitive technology and open standards, providing the solid foundations necessary for the rapid development cycles of next generation silicon products.


OpenTitan partners

Announcing OpenTitan, the first transparent silicon root of trust

We are excited to unveil the OpenTitan silicon root of trust project, a new effort built using the successful collaborative engineering model created by lowRISC in partnership with Google and other commercial and academic partners.

This effort sets a new bar for transparency in trusted silicon, and lowRISC is proud to serve as both steward and not-for-profit engineering contributor to OpenTitan, the world’s first open source silicon root of trust.

Silicon root of trust chips increase trust in the integrity of the infrastructure on which software runs. +We use collaborative engineering to develop and maintain open source silicon designs and tools.

Using the C++ emulator generated by Chisel

The Rocket core is written in Chisel. The Chisel compiler is able to generate cycle-accurate C++ simulation models. It is also possible to generate VCD waveform from these to aid debugging. +To compile the Rocket core into a C++ simulation model: +# requirement: riscv-gnu-toolchain, riscv-fesvr # set up the RISCV environment variables cd $TOP/emulator make This will generate the executable simulator as emulator-DefaultCPPConfig assuming the Default configuration is used.

Read More…

open source icon

Open source

Our work is open and permissively licensed, helping to move the industry forward with flexible, accessible and effective systems and tools. We implement and have expertise in the free and open RISC-V ISA.

Durable icon

Durable technology

lowRISC creates infrastructure which will be used, useful and sustainable for future generations of computer systems, by getting the foundations right and not cutting corners.

Excellence icon

Full stack technical excellence

High quality, robust engineering and great documentation are essential to provide useful and maintainable technology. lowRISC create, support and maintain open cores, hardware IP blocks, compiler infrastructure and test and verification systems.

collaborative icon

Collaborative engineering

We work closely with others, testing new ideas and developing systems together, and sharing what we learn and build. lowRISC is part of the open technology ecosystem, and fosters inclusive and participatory communities.

pragmatic icon

Pragmatic

We make choices that enable us to take concrete steps as best we can towards open source silicon being used at scale. lowRISC aims to show that it's entirely possible to develop open source silicon solutions at a quality suitable for large-scale production and deployment.

independent icon

Independent and
not-for-profit

lowRISC is a neutral home for multi-partner projects delivering verified, high quality IP and tools. This enables shared investment into pre-competitive technology and open standards, providing the solid foundations necessary for the rapid development cycles of next generation silicon products.


OpenTitan partners

Announcing OpenTitan, the first transparent silicon root of trust

We are excited to unveil the OpenTitan silicon root of trust project, a new effort built using the successful collaborative engineering model created by lowRISC in partnership with Google and other commercial and academic partners.

This effort sets a new bar for transparency in trusted silicon, and lowRISC is proud to serve as both steward and not-for-profit engineering contributor to OpenTitan, the world’s first open source silicon root of trust.

Silicon root of trust chips increase trust in the integrity of the infrastructure on which software runs. Open sourcing the silicon design makes it more transparent, trustworthy, and ultimately, secure.


\ No newline at end of file diff --git a/page/18/index.html b/page/18/index.html index 5533dd00..b83bd3d5 100644 --- a/page/18/index.html +++ b/page/18/index.html @@ -1,7 +1,7 @@ lowRISC: Collaborative open silicon engineering

Open to the core

lowRISC is a not-for-profit company with a full stack engineering team based in Cambridge, UK. -We use collaborative engineering to develop and maintain open source silicon designs and tools.

lowRISC code of Conduct The lowRISC community has always worked to be a welcoming and respectful community, and we want to ensure that doesn’t change as we grow and evolve. To that end, we have a few ground rules that we ask people to adhere to: -be friendly and patient, be welcoming, be considerate, be respectful, be careful in the words that you choose and be kind to others, and when we disagree, try to understand why.

Read More…

open source icon

Open source

Our work is open and permissively licensed, helping to move the industry forward with flexible, accessible and effective systems and tools. We implement and have expertise in the free and open RISC-V ISA.

Durable icon

Durable technology

lowRISC creates infrastructure which will be used, useful and sustainable for future generations of computer systems, by getting the foundations right and not cutting corners.

Excellence icon

Full stack technical excellence

High quality, robust engineering and great documentation are essential to provide useful and maintainable technology. lowRISC create, support and maintain open cores, hardware IP blocks, compiler infrastructure and test and verification systems.

collaborative icon

Collaborative engineering

We work closely with others, testing new ideas and developing systems together, and sharing what we learn and build. lowRISC is part of the open technology ecosystem, and fosters inclusive and participatory communities.

pragmatic icon

Pragmatic

We make choices that enable us to take concrete steps as best we can towards open source silicon being used at scale. lowRISC aims to show that it's entirely possible to develop open source silicon solutions at a quality suitable for large-scale production and deployment.

independent icon

Independent and
not-for-profit

lowRISC is a neutral home for multi-partner projects delivering verified, high quality IP and tools. This enables shared investment into pre-competitive technology and open standards, providing the solid foundations necessary for the rapid development cycles of next generation silicon products.


OpenTitan partners

Announcing OpenTitan, the first transparent silicon root of trust

We are excited to unveil the OpenTitan silicon root of trust project, a new effort built using the successful collaborative engineering model created by lowRISC in partnership with Google and other commercial and academic partners.

This effort sets a new bar for transparency in trusted silicon, and lowRISC is proud to serve as both steward and not-for-profit engineering contributor to OpenTitan, the world’s first open source silicon root of trust.

Silicon root of trust chips increase trust in the integrity of the infrastructure on which software runs. +We use collaborative engineering to develop and maintain open source silicon designs and tools.

lowRISC project ideas for GSoC 2015

lowRISC is taking part in the 2015 Google Summer of Code as a mentoring organisation. We are working with a number of our friends in the open source hardware community, acting as an ‘umbrella’ organisation to provide a wider range of projects. For an introduction to GSoC, see the GSoC FAQ. +Students will be able to start applying on the 16th of March. The GSoC Student Guide is a great resource on what is involved in being a GSoC student.

Read More…

open source icon

Open source

Our work is open and permissively licensed, helping to move the industry forward with flexible, accessible and effective systems and tools. We implement and have expertise in the free and open RISC-V ISA.

Durable icon

Durable technology

lowRISC creates infrastructure which will be used, useful and sustainable for future generations of computer systems, by getting the foundations right and not cutting corners.

Excellence icon

Full stack technical excellence

High quality, robust engineering and great documentation are essential to provide useful and maintainable technology. lowRISC create, support and maintain open cores, hardware IP blocks, compiler infrastructure and test and verification systems.

collaborative icon

Collaborative engineering

We work closely with others, testing new ideas and developing systems together, and sharing what we learn and build. lowRISC is part of the open technology ecosystem, and fosters inclusive and participatory communities.

pragmatic icon

Pragmatic

We make choices that enable us to take concrete steps as best we can towards open source silicon being used at scale. lowRISC aims to show that it's entirely possible to develop open source silicon solutions at a quality suitable for large-scale production and deployment.

independent icon

Independent and
not-for-profit

lowRISC is a neutral home for multi-partner projects delivering verified, high quality IP and tools. This enables shared investment into pre-competitive technology and open standards, providing the solid foundations necessary for the rapid development cycles of next generation silicon products.


OpenTitan partners

Announcing OpenTitan, the first transparent silicon root of trust

We are excited to unveil the OpenTitan silicon root of trust project, a new effort built using the successful collaborative engineering model created by lowRISC in partnership with Google and other commercial and academic partners.

This effort sets a new bar for transparency in trusted silicon, and lowRISC is proud to serve as both steward and not-for-profit engineering contributor to OpenTitan, the world’s first open source silicon root of trust.

Silicon root of trust chips increase trust in the integrity of the infrastructure on which software runs. Open sourcing the silicon design makes it more transparent, trustworthy, and ultimately, secure.


\ No newline at end of file diff --git a/page/19/index.html b/page/19/index.html index 00aa0116..10308987 100644 --- a/page/19/index.html +++ b/page/19/index.html @@ -1,6 +1,6 @@ lowRISC: Collaborative open silicon engineering

Open to the core

lowRISC is a not-for-profit company with a full stack engineering team based in Cambridge, UK. -We use collaborative engineering to develop and maintain open source silicon designs and tools.

Our work

Our work lowRISC brings together people from companies, universities and open source communities, for collaborative engineering to create high quality, secure and flexible open hardware and software. We create verified open source silicon designs, and tools to develop, test and maintain these, and also contribute to open silicon IP and open source tools which are developed elsewhere. Collaborative engineering lowRISC is an independent engineering organisation; we perform targeted development work and provide long-term maintenance, collaborating with engineers at companies, academics, and the wider open source community.

Read More…

open source icon

Open source

Our work is open and permissively licensed, helping to move the industry forward with flexible, accessible and effective systems and tools. We implement and have expertise in the free and open RISC-V ISA.

Durable icon

Durable technology

lowRISC creates infrastructure which will be used, useful and sustainable for future generations of computer systems, by getting the foundations right and not cutting corners.

Excellence icon

Full stack technical excellence

High quality, robust engineering and great documentation are essential to provide useful and maintainable technology. lowRISC create, support and maintain open cores, hardware IP blocks, compiler infrastructure and test and verification systems.

collaborative icon

Collaborative engineering

We work closely with others, testing new ideas and developing systems together, and sharing what we learn and build. lowRISC is part of the open technology ecosystem, and fosters inclusive and participatory communities.

pragmatic icon

Pragmatic

We make choices that enable us to take concrete steps as best we can towards open source silicon being used at scale. lowRISC aims to show that it's entirely possible to develop open source silicon solutions at a quality suitable for large-scale production and deployment.

independent icon

Independent and
not-for-profit

lowRISC is a neutral home for multi-partner projects delivering verified, high quality IP and tools. This enables shared investment into pre-competitive technology and open standards, providing the solid foundations necessary for the rapid development cycles of next generation silicon products.


OpenTitan partners

Announcing OpenTitan, the first transparent silicon root of trust

We are excited to unveil the OpenTitan silicon root of trust project, a new effort built using the successful collaborative engineering model created by lowRISC in partnership with Google and other commercial and academic partners.

This effort sets a new bar for transparency in trusted silicon, and lowRISC is proud to serve as both steward and not-for-profit engineering contributor to OpenTitan, the world’s first open source silicon root of trust.

Silicon root of trust chips increase trust in the integrity of the infrastructure on which software runs. +We use collaborative engineering to develop and maintain open source silicon designs and tools.

Open source silicon

Open source silicon Open silicon makes it easier to create derivative designs and reduces time to market, while significantly lowering the barriers to producing an SoC design. With the end of Moore’s Law, plus growth in low power connected devices and diverse machine learning applications, the demand for custom silicon increases at a rapid pace. As with open source software, open silicon removes vendor lock-in and enables far greater procurement agility, in addition to creating opportunities for new market entrants and fostering widespread grassroots innovation.

Read More…

open source icon

Open source

Our work is open and permissively licensed, helping to move the industry forward with flexible, accessible and effective systems and tools. We implement and have expertise in the free and open RISC-V ISA.

Durable icon

Durable technology

lowRISC creates infrastructure which will be used, useful and sustainable for future generations of computer systems, by getting the foundations right and not cutting corners.

Excellence icon

Full stack technical excellence

High quality, robust engineering and great documentation are essential to provide useful and maintainable technology. lowRISC create, support and maintain open cores, hardware IP blocks, compiler infrastructure and test and verification systems.

collaborative icon

Collaborative engineering

We work closely with others, testing new ideas and developing systems together, and sharing what we learn and build. lowRISC is part of the open technology ecosystem, and fosters inclusive and participatory communities.

pragmatic icon

Pragmatic

We make choices that enable us to take concrete steps as best we can towards open source silicon being used at scale. lowRISC aims to show that it's entirely possible to develop open source silicon solutions at a quality suitable for large-scale production and deployment.

independent icon

Independent and
not-for-profit

lowRISC is a neutral home for multi-partner projects delivering verified, high quality IP and tools. This enables shared investment into pre-competitive technology and open standards, providing the solid foundations necessary for the rapid development cycles of next generation silicon products.


OpenTitan partners

Announcing OpenTitan, the first transparent silicon root of trust

We are excited to unveil the OpenTitan silicon root of trust project, a new effort built using the successful collaborative engineering model created by lowRISC in partnership with Google and other commercial and academic partners.

This effort sets a new bar for transparency in trusted silicon, and lowRISC is proud to serve as both steward and not-for-profit engineering contributor to OpenTitan, the world’s first open source silicon root of trust.

Silicon root of trust chips increase trust in the integrity of the infrastructure on which software runs. Open sourcing the silicon design makes it more transparent, trustworthy, and ultimately, secure.


\ No newline at end of file diff --git a/page/2/index.html b/page/2/index.html index f699a46e..c0d33a07 100644 --- a/page/2/index.html +++ b/page/2/index.html @@ -1,8 +1,7 @@ lowRISC: Collaborative open silicon engineering

Open to the core

lowRISC is a not-for-profit company with a full stack engineering team based in Cambridge, UK. -We use collaborative engineering to develop and maintain open source silicon designs and tools.

A Major Milestone for OpenTitan

We are excited to announce today that the OpenTitan project has hit a major tapeout milestone: a feature freeze of its open-source RTL. -Together with our partners, we began the OpenTitan project in 2019 with the goal of producing the world’s first open-source silicon Root of Trust (RoT). With this new achievement we are a step closer to realising that goal. -Getting to this point has taken a lot of coordinated work, as we’ve had to navigate the many stumbling blocks that have traditionally made open-source silicon development a challenge.

Read More…

open source icon

Open source

Our work is open and permissively licensed, helping to move the industry forward with flexible, accessible and effective systems and tools. We implement and have expertise in the free and open RISC-V ISA.

Durable icon

Durable technology

lowRISC creates infrastructure which will be used, useful and sustainable for future generations of computer systems, by getting the foundations right and not cutting corners.

Excellence icon

Full stack technical excellence

High quality, robust engineering and great documentation are essential to provide useful and maintainable technology. lowRISC create, support and maintain open cores, hardware IP blocks, compiler infrastructure and test and verification systems.

collaborative icon

Collaborative engineering

We work closely with others, testing new ideas and developing systems together, and sharing what we learn and build. lowRISC is part of the open technology ecosystem, and fosters inclusive and participatory communities.

pragmatic icon

Pragmatic

We make choices that enable us to take concrete steps as best we can towards open source silicon being used at scale. lowRISC aims to show that it's entirely possible to develop open source silicon solutions at a quality suitable for large-scale production and deployment.

independent icon

Independent and
not-for-profit

lowRISC is a neutral home for multi-partner projects delivering verified, high quality IP and tools. This enables shared investment into pre-competitive technology and open standards, providing the solid foundations necessary for the rapid development cycles of next generation silicon products.


OpenTitan partners

Announcing OpenTitan, the first transparent silicon root of trust

We are excited to unveil the OpenTitan silicon root of trust project, a new effort built using the successful collaborative engineering model created by lowRISC in partnership with Google and other commercial and academic partners.

This effort sets a new bar for transparency in trusted silicon, and lowRISC is proud to serve as both steward and not-for-profit engineering contributor to OpenTitan, the world’s first open source silicon root of trust.

Silicon root of trust chips increase trust in the integrity of the infrastructure on which software runs. +We use collaborative engineering to develop and maintain open source silicon designs and tools.

OpenTitan’s RTL Freeze - Leveraging Transparency to Create Trustworthy Computing

We are delighted to announce an important development for OpenTitan®: RTL Freeze for the Earl Grey discrete, the first OpenTitan chip tapeout. This milestone is a source of immense pride for lowRISC and our OpenTitan partners, because it’s a concrete demonstration of the success of the Silicon Commons™ approach to making silicon radically more transparent and trustworthy. +In partnership with Nuvoton, a major TPM vendor, this RTL freeze means that the OpenTitan coalition will have engineering samples of the discrete silicon root of trust (RoT) this calendar year.

Read More…

open source icon

Open source

Our work is open and permissively licensed, helping to move the industry forward with flexible, accessible and effective systems and tools. We implement and have expertise in the free and open RISC-V ISA.

Durable icon

Durable technology

lowRISC creates infrastructure which will be used, useful and sustainable for future generations of computer systems, by getting the foundations right and not cutting corners.

Excellence icon

Full stack technical excellence

High quality, robust engineering and great documentation are essential to provide useful and maintainable technology. lowRISC create, support and maintain open cores, hardware IP blocks, compiler infrastructure and test and verification systems.

collaborative icon

Collaborative engineering

We work closely with others, testing new ideas and developing systems together, and sharing what we learn and build. lowRISC is part of the open technology ecosystem, and fosters inclusive and participatory communities.

pragmatic icon

Pragmatic

We make choices that enable us to take concrete steps as best we can towards open source silicon being used at scale. lowRISC aims to show that it's entirely possible to develop open source silicon solutions at a quality suitable for large-scale production and deployment.

independent icon

Independent and
not-for-profit

lowRISC is a neutral home for multi-partner projects delivering verified, high quality IP and tools. This enables shared investment into pre-competitive technology and open standards, providing the solid foundations necessary for the rapid development cycles of next generation silicon products.


OpenTitan partners

Announcing OpenTitan, the first transparent silicon root of trust

We are excited to unveil the OpenTitan silicon root of trust project, a new effort built using the successful collaborative engineering model created by lowRISC in partnership with Google and other commercial and academic partners.

This effort sets a new bar for transparency in trusted silicon, and lowRISC is proud to serve as both steward and not-for-profit engineering contributor to OpenTitan, the world’s first open source silicon root of trust.

Silicon root of trust chips increase trust in the integrity of the infrastructure on which software runs. Open sourcing the silicon design makes it more transparent, trustworthy, and ultimately, secure.


\ No newline at end of file diff --git a/page/3/index.html b/page/3/index.html index f72bde39..66cbaa97 100644 --- a/page/3/index.html +++ b/page/3/index.html @@ -1,6 +1,7 @@ lowRISC: Collaborative open silicon engineering

Open to the core

lowRISC is a not-for-profit company with a full stack engineering team based in Cambridge, UK. -We use collaborative engineering to develop and maintain open source silicon designs and tools.

GSoC Projects Successfully Completed

Time is ticking and summer is almost over already. With that, also our this years’ Google Summer of Code (GSoC) projects are coming to an end. A lot of open-source coding has been done, pull requests have been made, reviewed and merged. Experiments have been conducted, results were gathered, interpreted and presented. Bugs were found and fixed, and the resulting designs further improved. Both our students and mentors have been working hard and we are pleased to announce that both our two projects described below have been completed successfully.

Read More…

open source icon

Open source

Our work is open and permissively licensed, helping to move the industry forward with flexible, accessible and effective systems and tools. We implement and have expertise in the free and open RISC-V ISA.

Durable icon

Durable technology

lowRISC creates infrastructure which will be used, useful and sustainable for future generations of computer systems, by getting the foundations right and not cutting corners.

Excellence icon

Full stack technical excellence

High quality, robust engineering and great documentation are essential to provide useful and maintainable technology. lowRISC create, support and maintain open cores, hardware IP blocks, compiler infrastructure and test and verification systems.

collaborative icon

Collaborative engineering

We work closely with others, testing new ideas and developing systems together, and sharing what we learn and build. lowRISC is part of the open technology ecosystem, and fosters inclusive and participatory communities.

pragmatic icon

Pragmatic

We make choices that enable us to take concrete steps as best we can towards open source silicon being used at scale. lowRISC aims to show that it's entirely possible to develop open source silicon solutions at a quality suitable for large-scale production and deployment.

independent icon

Independent and
not-for-profit

lowRISC is a neutral home for multi-partner projects delivering verified, high quality IP and tools. This enables shared investment into pre-competitive technology and open standards, providing the solid foundations necessary for the rapid development cycles of next generation silicon products.


OpenTitan partners

Announcing OpenTitan, the first transparent silicon root of trust

We are excited to unveil the OpenTitan silicon root of trust project, a new effort built using the successful collaborative engineering model created by lowRISC in partnership with Google and other commercial and academic partners.

This effort sets a new bar for transparency in trusted silicon, and lowRISC is proud to serve as both steward and not-for-profit engineering contributor to OpenTitan, the world’s first open source silicon root of trust.

Silicon root of trust chips increase trust in the integrity of the infrastructure on which software runs. +We use collaborative engineering to develop and maintain open source silicon designs and tools.

How we used differential testing to rapidly find and fix missed optimisation opportunities in LLVM's RISC-V backend

At this October 2020 LLVM Developers’ Meeting I presented a poster about how, with a surprisingly simple tool, we were able to rapidly identify, isolate, and fix a range of missed optimisation opportunities in LLVM’s RISC-V backend. +The tool works by generating random C programs, compiling each program with both Clang and GCC (targeting RISC-V) and comparing the assembly generated by both compilers. If it estimates that Clang/LLVM generated worse code than GCC then it saves that case for further analysis.

Read More…

open source icon

Open source

Our work is open and permissively licensed, helping to move the industry forward with flexible, accessible and effective systems and tools. We implement and have expertise in the free and open RISC-V ISA.

Durable icon

Durable technology

lowRISC creates infrastructure which will be used, useful and sustainable for future generations of computer systems, by getting the foundations right and not cutting corners.

Excellence icon

Full stack technical excellence

High quality, robust engineering and great documentation are essential to provide useful and maintainable technology. lowRISC create, support and maintain open cores, hardware IP blocks, compiler infrastructure and test and verification systems.

collaborative icon

Collaborative engineering

We work closely with others, testing new ideas and developing systems together, and sharing what we learn and build. lowRISC is part of the open technology ecosystem, and fosters inclusive and participatory communities.

pragmatic icon

Pragmatic

We make choices that enable us to take concrete steps as best we can towards open source silicon being used at scale. lowRISC aims to show that it's entirely possible to develop open source silicon solutions at a quality suitable for large-scale production and deployment.

independent icon

Independent and
not-for-profit

lowRISC is a neutral home for multi-partner projects delivering verified, high quality IP and tools. This enables shared investment into pre-competitive technology and open standards, providing the solid foundations necessary for the rapid development cycles of next generation silicon products.


OpenTitan partners

Announcing OpenTitan, the first transparent silicon root of trust

We are excited to unveil the OpenTitan silicon root of trust project, a new effort built using the successful collaborative engineering model created by lowRISC in partnership with Google and other commercial and academic partners.

This effort sets a new bar for transparency in trusted silicon, and lowRISC is proud to serve as both steward and not-for-profit engineering contributor to OpenTitan, the world’s first open source silicon root of trust.

Silicon root of trust chips increase trust in the integrity of the infrastructure on which software runs. Open sourcing the silicon design makes it more transparent, trustworthy, and ultimately, secure.


\ No newline at end of file diff --git a/page/4/index.html b/page/4/index.html index 902f474a..71e08f05 100644 --- a/page/4/index.html +++ b/page/4/index.html @@ -1,7 +1,7 @@ lowRISC: Collaborative open silicon engineering

Open to the core

lowRISC is a not-for-profit company with a full stack engineering team based in Cambridge, UK. -We use collaborative engineering to develop and maintain open source silicon designs and tools.

Introducing Greg & Tom

Greg Chadwick and Tom Roberts recently joined lowRISC’s growing engineering team. They’ve both taken some time to share a little about what they’re doing at lowRISC and what motivated them to join. -Greg “It’s an exciting time to join the lowRISC team! Our Ibex core provides a solid foundation and clearly demonstrates the value of open source silicon, which I’m excited to be working on. My work so far has focused on the performance of Ibex; whilst it’s not intended as a high performance core there are various things we can do to improve it without major impact to area or power.

Read More…

open source icon

Open source

Our work is open and permissively licensed, helping to move the industry forward with flexible, accessible and effective systems and tools. We implement and have expertise in the free and open RISC-V ISA.

Durable icon

Durable technology

lowRISC creates infrastructure which will be used, useful and sustainable for future generations of computer systems, by getting the foundations right and not cutting corners.

Excellence icon

Full stack technical excellence

High quality, robust engineering and great documentation are essential to provide useful and maintainable technology. lowRISC create, support and maintain open cores, hardware IP blocks, compiler infrastructure and test and verification systems.

collaborative icon

Collaborative engineering

We work closely with others, testing new ideas and developing systems together, and sharing what we learn and build. lowRISC is part of the open technology ecosystem, and fosters inclusive and participatory communities.

pragmatic icon

Pragmatic

We make choices that enable us to take concrete steps as best we can towards open source silicon being used at scale. lowRISC aims to show that it's entirely possible to develop open source silicon solutions at a quality suitable for large-scale production and deployment.

independent icon

Independent and
not-for-profit

lowRISC is a neutral home for multi-partner projects delivering verified, high quality IP and tools. This enables shared investment into pre-competitive technology and open standards, providing the solid foundations necessary for the rapid development cycles of next generation silicon products.


OpenTitan partners

Announcing OpenTitan, the first transparent silicon root of trust

We are excited to unveil the OpenTitan silicon root of trust project, a new effort built using the successful collaborative engineering model created by lowRISC in partnership with Google and other commercial and academic partners.

This effort sets a new bar for transparency in trusted silicon, and lowRISC is proud to serve as both steward and not-for-profit engineering contributor to OpenTitan, the world’s first open source silicon root of trust.

Silicon root of trust chips increase trust in the integrity of the infrastructure on which software runs. +We use collaborative engineering to develop and maintain open source silicon designs and tools.

Andy Hopper joins lowRISC CIC Board as Independent Chair

Today, we are delighted to announce that Professor Andy Hopper, CBE FRS FIET FREng, has joined the lowRISC Board of Directors as Independent Chair. +“I’m delighted to be joining lowRISC CIC,” said Prof. Hopper, speaking today from Cambridge UK, “As digital systems pervade every aspect of our lives trust and transparency become crucial. An open source approach allows for public inspection of the principles and implementations being used. I believe the future of digital systems will be underpinned by not for profit organisations that provide design transparency and enable real innovation.

Read More…

Andy Hopper
open source icon

Open source

Our work is open and permissively licensed, helping to move the industry forward with flexible, accessible and effective systems and tools. We implement and have expertise in the free and open RISC-V ISA.

Durable icon

Durable technology

lowRISC creates infrastructure which will be used, useful and sustainable for future generations of computer systems, by getting the foundations right and not cutting corners.

Excellence icon

Full stack technical excellence

High quality, robust engineering and great documentation are essential to provide useful and maintainable technology. lowRISC create, support and maintain open cores, hardware IP blocks, compiler infrastructure and test and verification systems.

collaborative icon

Collaborative engineering

We work closely with others, testing new ideas and developing systems together, and sharing what we learn and build. lowRISC is part of the open technology ecosystem, and fosters inclusive and participatory communities.

pragmatic icon

Pragmatic

We make choices that enable us to take concrete steps as best we can towards open source silicon being used at scale. lowRISC aims to show that it's entirely possible to develop open source silicon solutions at a quality suitable for large-scale production and deployment.

independent icon

Independent and
not-for-profit

lowRISC is a neutral home for multi-partner projects delivering verified, high quality IP and tools. This enables shared investment into pre-competitive technology and open standards, providing the solid foundations necessary for the rapid development cycles of next generation silicon products.


OpenTitan partners

Announcing OpenTitan, the first transparent silicon root of trust

We are excited to unveil the OpenTitan silicon root of trust project, a new effort built using the successful collaborative engineering model created by lowRISC in partnership with Google and other commercial and academic partners.

This effort sets a new bar for transparency in trusted silicon, and lowRISC is proud to serve as both steward and not-for-profit engineering contributor to OpenTitan, the world’s first open source silicon root of trust.

Silicon root of trust chips increase trust in the integrity of the infrastructure on which software runs. Open sourcing the silicon design makes it more transparent, trustworthy, and ultimately, secure.


\ No newline at end of file diff --git a/page/5/index.html b/page/5/index.html index e96c0336..a455e0b2 100644 --- a/page/5/index.html +++ b/page/5/index.html @@ -1,7 +1,8 @@ lowRISC: Collaborative open silicon engineering

Open to the core

lowRISC is a not-for-profit company with a full stack engineering team based in Cambridge, UK. -We use collaborative engineering to develop and maintain open source silicon designs and tools.

Onwards and upwards at lowRISC

If you haven’t checked it out yet, be sure to take a look at our press release and the corresponding Google blog post. This industry support and growth of our board is a huge step forwards for lowRISC. As Royal Hansen, vice president of Security, Google, said: -"Google believes that open source is good for everyone. To further our commitment, we are investing both capital and engineering resources to create a sustainable open source hardware ecosystem.

Read More…

open source icon

Open source

Our work is open and permissively licensed, helping to move the industry forward with flexible, accessible and effective systems and tools. We implement and have expertise in the free and open RISC-V ISA.

Durable icon

Durable technology

lowRISC creates infrastructure which will be used, useful and sustainable for future generations of computer systems, by getting the foundations right and not cutting corners.

Excellence icon

Full stack technical excellence

High quality, robust engineering and great documentation are essential to provide useful and maintainable technology. lowRISC create, support and maintain open cores, hardware IP blocks, compiler infrastructure and test and verification systems.

collaborative icon

Collaborative engineering

We work closely with others, testing new ideas and developing systems together, and sharing what we learn and build. lowRISC is part of the open technology ecosystem, and fosters inclusive and participatory communities.

pragmatic icon

Pragmatic

We make choices that enable us to take concrete steps as best we can towards open source silicon being used at scale. lowRISC aims to show that it's entirely possible to develop open source silicon solutions at a quality suitable for large-scale production and deployment.

independent icon

Independent and
not-for-profit

lowRISC is a neutral home for multi-partner projects delivering verified, high quality IP and tools. This enables shared investment into pre-competitive technology and open standards, providing the solid foundations necessary for the rapid development cycles of next generation silicon products.


OpenTitan partners

Announcing OpenTitan, the first transparent silicon root of trust

We are excited to unveil the OpenTitan silicon root of trust project, a new effort built using the successful collaborative engineering model created by lowRISC in partnership with Google and other commercial and academic partners.

This effort sets a new bar for transparency in trusted silicon, and lowRISC is proud to serve as both steward and not-for-profit engineering contributor to OpenTitan, the world’s first open source silicon root of trust.

Silicon root of trust chips increase trust in the integrity of the infrastructure on which software runs. +We use collaborative engineering to develop and maintain open source silicon designs and tools.

Introducing Pirmin & Laura

Pirmin Vogel and Laura James both joined lowRISC on May 1st this year. A few weeks in to their new roles, they each share thoughts on what attracted them to work at lowRISC. +Pirmin: +“After having traveled around the world for 6 months, I finally started my new position as hardware/software engineer at lowRISC C.I.C. in Cambridge at the beginning of May. At lowRISC, we are working on open-source hardware/software ecosystems with a fully open-sourced, Linux-capable, RISC-V-based SoC being the ultimate goal.

Read More…

open source icon

Open source

Our work is open and permissively licensed, helping to move the industry forward with flexible, accessible and effective systems and tools. We implement and have expertise in the free and open RISC-V ISA.

Durable icon

Durable technology

lowRISC creates infrastructure which will be used, useful and sustainable for future generations of computer systems, by getting the foundations right and not cutting corners.

Excellence icon

Full stack technical excellence

High quality, robust engineering and great documentation are essential to provide useful and maintainable technology. lowRISC create, support and maintain open cores, hardware IP blocks, compiler infrastructure and test and verification systems.

collaborative icon

Collaborative engineering

We work closely with others, testing new ideas and developing systems together, and sharing what we learn and build. lowRISC is part of the open technology ecosystem, and fosters inclusive and participatory communities.

pragmatic icon

Pragmatic

We make choices that enable us to take concrete steps as best we can towards open source silicon being used at scale. lowRISC aims to show that it's entirely possible to develop open source silicon solutions at a quality suitable for large-scale production and deployment.

independent icon

Independent and
not-for-profit

lowRISC is a neutral home for multi-partner projects delivering verified, high quality IP and tools. This enables shared investment into pre-competitive technology and open standards, providing the solid foundations necessary for the rapid development cycles of next generation silicon products.


OpenTitan partners

Announcing OpenTitan, the first transparent silicon root of trust

We are excited to unveil the OpenTitan silicon root of trust project, a new effort built using the successful collaborative engineering model created by lowRISC in partnership with Google and other commercial and academic partners.

This effort sets a new bar for transparency in trusted silicon, and lowRISC is proud to serve as both steward and not-for-profit engineering contributor to OpenTitan, the world’s first open source silicon root of trust.

Silicon root of trust chips increase trust in the integrity of the infrastructure on which software runs. Open sourcing the silicon design makes it more transparent, trustworthy, and ultimately, secure.


\ No newline at end of file diff --git a/page/6/index.html b/page/6/index.html index 2875f4ef..8d404772 100644 --- a/page/6/index.html +++ b/page/6/index.html @@ -1,6 +1,7 @@ lowRISC: Collaborative open silicon engineering

Open to the core

lowRISC is a not-for-profit company with a full stack engineering team based in Cambridge, UK. -We use collaborative engineering to develop and maintain open source silicon designs and tools.

Overview of the ethernet infrastructure

Pre-defined Design constraints Our goal of supporting the same FPGA board as the previous release may only be realised with a single 100BaseT Ethernet port (the most common type encountered), due to PCB design constraints. Nevertheless it is conceived that 1Gbps Ethernet could be made use of by a different board. However using this version of the FPGA the practical performance is limited to about 2 megabits per second.

Read More…

open source icon

Open source

Our work is open and permissively licensed, helping to move the industry forward with flexible, accessible and effective systems and tools. We implement and have expertise in the free and open RISC-V ISA.

Durable icon

Durable technology

lowRISC creates infrastructure which will be used, useful and sustainable for future generations of computer systems, by getting the foundations right and not cutting corners.

Excellence icon

Full stack technical excellence

High quality, robust engineering and great documentation are essential to provide useful and maintainable technology. lowRISC create, support and maintain open cores, hardware IP blocks, compiler infrastructure and test and verification systems.

collaborative icon

Collaborative engineering

We work closely with others, testing new ideas and developing systems together, and sharing what we learn and build. lowRISC is part of the open technology ecosystem, and fosters inclusive and participatory communities.

pragmatic icon

Pragmatic

We make choices that enable us to take concrete steps as best we can towards open source silicon being used at scale. lowRISC aims to show that it's entirely possible to develop open source silicon solutions at a quality suitable for large-scale production and deployment.

independent icon

Independent and
not-for-profit

lowRISC is a neutral home for multi-partner projects delivering verified, high quality IP and tools. This enables shared investment into pre-competitive technology and open standards, providing the solid foundations necessary for the rapid development cycles of next generation silicon products.


OpenTitan partners

Announcing OpenTitan, the first transparent silicon root of trust

We are excited to unveil the OpenTitan silicon root of trust project, a new effort built using the successful collaborative engineering model created by lowRISC in partnership with Google and other commercial and academic partners.

This effort sets a new bar for transparency in trusted silicon, and lowRISC is proud to serve as both steward and not-for-profit engineering contributor to OpenTitan, the world’s first open source silicon root of trust.

Silicon root of trust chips increase trust in the integrity of the infrastructure on which software runs. +We use collaborative engineering to develop and maintain open source silicon designs and tools.

lowRISC 0-5 milestone release

The lowRISC 0.5 milestone release is now available. The various changes are best described in our accompanying documentation, but the main focus is the integration of open-source Ethernet IP. The tutorial demonstrates how to use Ethernet support to boot with an NFS root, as well as with a rootfs on SD card. +Our main development focus currently is migrating to a newer version of the upstream Rocket chip design and reintegrating our changes on top of that, but we felt that the integration of Ethernet support merits a release before that change.

Read More…

open source icon

Open source

Our work is open and permissively licensed, helping to move the industry forward with flexible, accessible and effective systems and tools. We implement and have expertise in the free and open RISC-V ISA.

Durable icon

Durable technology

lowRISC creates infrastructure which will be used, useful and sustainable for future generations of computer systems, by getting the foundations right and not cutting corners.

Excellence icon

Full stack technical excellence

High quality, robust engineering and great documentation are essential to provide useful and maintainable technology. lowRISC create, support and maintain open cores, hardware IP blocks, compiler infrastructure and test and verification systems.

collaborative icon

Collaborative engineering

We work closely with others, testing new ideas and developing systems together, and sharing what we learn and build. lowRISC is part of the open technology ecosystem, and fosters inclusive and participatory communities.

pragmatic icon

Pragmatic

We make choices that enable us to take concrete steps as best we can towards open source silicon being used at scale. lowRISC aims to show that it's entirely possible to develop open source silicon solutions at a quality suitable for large-scale production and deployment.

independent icon

Independent and
not-for-profit

lowRISC is a neutral home for multi-partner projects delivering verified, high quality IP and tools. This enables shared investment into pre-competitive technology and open standards, providing the solid foundations necessary for the rapid development cycles of next generation silicon products.


OpenTitan partners

Announcing OpenTitan, the first transparent silicon root of trust

We are excited to unveil the OpenTitan silicon root of trust project, a new effort built using the successful collaborative engineering model created by lowRISC in partnership with Google and other commercial and academic partners.

This effort sets a new bar for transparency in trusted silicon, and lowRISC is proud to serve as both steward and not-for-profit engineering contributor to OpenTitan, the world’s first open source silicon root of trust.

Silicon root of trust chips increase trust in the integrity of the infrastructure on which software runs. Open sourcing the silicon design makes it more transparent, trustworthy, and ultimately, secure.


\ No newline at end of file diff --git a/page/7/index.html b/page/7/index.html index 1d7c60c3..e61371f6 100644 --- a/page/7/index.html +++ b/page/7/index.html @@ -1,8 +1,8 @@ lowRISC: Collaborative open silicon engineering

Open to the core

lowRISC is a not-for-profit company with a full stack engineering team based in Cambridge, UK. -We use collaborative engineering to develop and maintain open source silicon designs and tools.

Release notes

Release notes Rocket-core (Chisel) -Updated to March-2018 vintage together with riscv-tools Rocket repository hierarchy left unmodified for easier updates Compressed instructions and JTAG debugging functional in GDB Clock speed doubled from 25MHz to 50MHz to take advantage of improvements Software environment -SD-Card bootloader now uses proper card recognition algorithm SD-cards now run at 10MHz corresponding to Rocket speed boost Ethernet boot loader supports DHCP and is about ten times faster Debian preview release supported with advanced package tool support Linux kernel updated to latest RISCV release lowRISC system-on-chip

Read More…

open source icon

Open source

Our work is open and permissively licensed, helping to move the industry forward with flexible, accessible and effective systems and tools. We implement and have expertise in the free and open RISC-V ISA.

Durable icon

Durable technology

lowRISC creates infrastructure which will be used, useful and sustainable for future generations of computer systems, by getting the foundations right and not cutting corners.

Excellence icon

Full stack technical excellence

High quality, robust engineering and great documentation are essential to provide useful and maintainable technology. lowRISC create, support and maintain open cores, hardware IP blocks, compiler infrastructure and test and verification systems.

collaborative icon

Collaborative engineering

We work closely with others, testing new ideas and developing systems together, and sharing what we learn and build. lowRISC is part of the open technology ecosystem, and fosters inclusive and participatory communities.

pragmatic icon

Pragmatic

We make choices that enable us to take concrete steps as best we can towards open source silicon being used at scale. lowRISC aims to show that it's entirely possible to develop open source silicon solutions at a quality suitable for large-scale production and deployment.

independent icon

Independent and
not-for-profit

lowRISC is a neutral home for multi-partner projects delivering verified, high quality IP and tools. This enables shared investment into pre-competitive technology and open standards, providing the solid foundations necessary for the rapid development cycles of next generation silicon products.


OpenTitan partners

Announcing OpenTitan, the first transparent silicon root of trust

We are excited to unveil the OpenTitan silicon root of trust project, a new effort built using the successful collaborative engineering model created by lowRISC in partnership with Google and other commercial and academic partners.

This effort sets a new bar for transparency in trusted silicon, and lowRISC is proud to serve as both steward and not-for-profit engineering contributor to OpenTitan, the world’s first open source silicon root of trust.

Silicon root of trust chips increase trust in the integrity of the infrastructure on which software runs. +We use collaborative engineering to develop and maintain open source silicon designs and tools.

Release notes

Release notes Rocket-core (Chisel) +Corrections to tag cache security and Rocket behaviour corrected. Software environment +Choice of boot options controlled by DIP-switches from one executable. Accelerated, interrupt driven access to SD-cards in Linux. Interrupt driven access to 100Base-T F/D Ethernet Linux device driver. Remote Booting from Ethernet or 4-bit SD-mode supported. Network Filing System root supported (with static IP addresses). DHCP networking and Dropbear SSH server/client remote access with local SD-card root.

Read More…

open source icon

Open source

Our work is open and permissively licensed, helping to move the industry forward with flexible, accessible and effective systems and tools. We implement and have expertise in the free and open RISC-V ISA.

Durable icon

Durable technology

lowRISC creates infrastructure which will be used, useful and sustainable for future generations of computer systems, by getting the foundations right and not cutting corners.

Excellence icon

Full stack technical excellence

High quality, robust engineering and great documentation are essential to provide useful and maintainable technology. lowRISC create, support and maintain open cores, hardware IP blocks, compiler infrastructure and test and verification systems.

collaborative icon

Collaborative engineering

We work closely with others, testing new ideas and developing systems together, and sharing what we learn and build. lowRISC is part of the open technology ecosystem, and fosters inclusive and participatory communities.

pragmatic icon

Pragmatic

We make choices that enable us to take concrete steps as best we can towards open source silicon being used at scale. lowRISC aims to show that it's entirely possible to develop open source silicon solutions at a quality suitable for large-scale production and deployment.

independent icon

Independent and
not-for-profit

lowRISC is a neutral home for multi-partner projects delivering verified, high quality IP and tools. This enables shared investment into pre-competitive technology and open standards, providing the solid foundations necessary for the rapid development cycles of next generation silicon products.


OpenTitan partners

Announcing OpenTitan, the first transparent silicon root of trust

We are excited to unveil the OpenTitan silicon root of trust project, a new effort built using the successful collaborative engineering model created by lowRISC in partnership with Google and other commercial and academic partners.

This effort sets a new bar for transparency in trusted silicon, and lowRISC is proud to serve as both steward and not-for-profit engineering contributor to OpenTitan, the world’s first open source silicon root of trust.

Silicon root of trust chips increase trust in the integrity of the infrastructure on which software runs. Open sourcing the silicon design makes it more transparent, trustworthy, and ultimately, secure.


\ No newline at end of file diff --git a/page/8/index.html b/page/8/index.html index 5d4ed4c7..25a78115 100644 --- a/page/8/index.html +++ b/page/8/index.html @@ -1,7 +1,7 @@ lowRISC: Collaborative open silicon engineering

Open to the core

lowRISC is a not-for-profit company with a full stack engineering team based in Cambridge, UK. -We use collaborative engineering to develop and maintain open source silicon designs and tools.

lowRISC tagged memory OS enablement

This summer, we were fortunate enough to have Katherine Lim join the lowRISC team at the University of Cambridge Computer Laboratory as an intern. Katherine’s focus was on operating system and software enabled for lowRISC’s tagged memory, building upon our most recent milestone release. As Katherine’s detailed write-up demonstrates, it’s been a very productive summer. -The goal of this internship was to take the lowRISC hardware release, and demonstrate kernel support and software support for the hardware tagged memory primitives.

Read More…

open source icon

Open source

Our work is open and permissively licensed, helping to move the industry forward with flexible, accessible and effective systems and tools. We implement and have expertise in the free and open RISC-V ISA.

Durable icon

Durable technology

lowRISC creates infrastructure which will be used, useful and sustainable for future generations of computer systems, by getting the foundations right and not cutting corners.

Excellence icon

Full stack technical excellence

High quality, robust engineering and great documentation are essential to provide useful and maintainable technology. lowRISC create, support and maintain open cores, hardware IP blocks, compiler infrastructure and test and verification systems.

collaborative icon

Collaborative engineering

We work closely with others, testing new ideas and developing systems together, and sharing what we learn and build. lowRISC is part of the open technology ecosystem, and fosters inclusive and participatory communities.

pragmatic icon

Pragmatic

We make choices that enable us to take concrete steps as best we can towards open source silicon being used at scale. lowRISC aims to show that it's entirely possible to develop open source silicon solutions at a quality suitable for large-scale production and deployment.

independent icon

Independent and
not-for-profit

lowRISC is a neutral home for multi-partner projects delivering verified, high quality IP and tools. This enables shared investment into pre-competitive technology and open standards, providing the solid foundations necessary for the rapid development cycles of next generation silicon products.


OpenTitan partners

Announcing OpenTitan, the first transparent silicon root of trust

We are excited to unveil the OpenTitan silicon root of trust project, a new effort built using the successful collaborative engineering model created by lowRISC in partnership with Google and other commercial and academic partners.

This effort sets a new bar for transparency in trusted silicon, and lowRISC is proud to serve as both steward and not-for-profit engineering contributor to OpenTitan, the world’s first open source silicon root of trust.

Silicon root of trust chips increase trust in the integrity of the infrastructure on which software runs. +We use collaborative engineering to develop and maintain open source silicon designs and tools.

Moving RISC-V LLVM forwards

A high quality, upstream RISC-V backend for LLVM is perhaps the most frequently requested missing piece of the RISC-V software ecosystem. This blog post provides an update on the rapid progress we’ve been making towards that goal, outlines next steps and upcoming events, and tries to better explain the approach that we’re taking. As always, you can track status here and find the code here. +Status I’ve been able to make substantial progress since the last update.

Read More…

open source icon

Open source

Our work is open and permissively licensed, helping to move the industry forward with flexible, accessible and effective systems and tools. We implement and have expertise in the free and open RISC-V ISA.

Durable icon

Durable technology

lowRISC creates infrastructure which will be used, useful and sustainable for future generations of computer systems, by getting the foundations right and not cutting corners.

Excellence icon

Full stack technical excellence

High quality, robust engineering and great documentation are essential to provide useful and maintainable technology. lowRISC create, support and maintain open cores, hardware IP blocks, compiler infrastructure and test and verification systems.

collaborative icon

Collaborative engineering

We work closely with others, testing new ideas and developing systems together, and sharing what we learn and build. lowRISC is part of the open technology ecosystem, and fosters inclusive and participatory communities.

pragmatic icon

Pragmatic

We make choices that enable us to take concrete steps as best we can towards open source silicon being used at scale. lowRISC aims to show that it's entirely possible to develop open source silicon solutions at a quality suitable for large-scale production and deployment.

independent icon

Independent and
not-for-profit

lowRISC is a neutral home for multi-partner projects delivering verified, high quality IP and tools. This enables shared investment into pre-competitive technology and open standards, providing the solid foundations necessary for the rapid development cycles of next generation silicon products.


OpenTitan partners

Announcing OpenTitan, the first transparent silicon root of trust

We are excited to unveil the OpenTitan silicon root of trust project, a new effort built using the successful collaborative engineering model created by lowRISC in partnership with Google and other commercial and academic partners.

This effort sets a new bar for transparency in trusted silicon, and lowRISC is proud to serve as both steward and not-for-profit engineering contributor to OpenTitan, the world’s first open source silicon root of trust.

Silicon root of trust chips increase trust in the integrity of the infrastructure on which software runs. Open sourcing the silicon design makes it more transparent, trustworthy, and ultimately, secure.


\ No newline at end of file diff --git a/page/9/index.html b/page/9/index.html index 73091c73..105cd4a8 100644 --- a/page/9/index.html +++ b/page/9/index.html @@ -1,6 +1,7 @@ lowRISC: Collaborative open silicon engineering

Open to the core

lowRISC is a not-for-profit company with a full stack engineering team based in Cambridge, UK. -We use collaborative engineering to develop and maintain open source silicon designs and tools.

Release notes

Release notes Rocket-core (Chisel) Add tag cache and improved security features. Software environment Most of the previous bare-metal program functionality integrated into one 64K executable Implement 4-bit read/write SD-mode access to memory cards in Linux. Console output appears on serial port and VGA screen in parallel. Bare metal booting kernel in 4-bit SD-mode supported. lowRISC-chip Add Minion core (Pulpino based) to control SD-card, keyboard, and VGA display.

Read More…

open source icon

Open source

Our work is open and permissively licensed, helping to move the industry forward with flexible, accessible and effective systems and tools. We implement and have expertise in the free and open RISC-V ISA.

Durable icon

Durable technology

lowRISC creates infrastructure which will be used, useful and sustainable for future generations of computer systems, by getting the foundations right and not cutting corners.

Excellence icon

Full stack technical excellence

High quality, robust engineering and great documentation are essential to provide useful and maintainable technology. lowRISC create, support and maintain open cores, hardware IP blocks, compiler infrastructure and test and verification systems.

collaborative icon

Collaborative engineering

We work closely with others, testing new ideas and developing systems together, and sharing what we learn and build. lowRISC is part of the open technology ecosystem, and fosters inclusive and participatory communities.

pragmatic icon

Pragmatic

We make choices that enable us to take concrete steps as best we can towards open source silicon being used at scale. lowRISC aims to show that it's entirely possible to develop open source silicon solutions at a quality suitable for large-scale production and deployment.

independent icon

Independent and
not-for-profit

lowRISC is a neutral home for multi-partner projects delivering verified, high quality IP and tools. This enables shared investment into pre-competitive technology and open standards, providing the solid foundations necessary for the rapid development cycles of next generation silicon products.


OpenTitan partners

Announcing OpenTitan, the first transparent silicon root of trust

We are excited to unveil the OpenTitan silicon root of trust project, a new effort built using the successful collaborative engineering model created by lowRISC in partnership with Google and other commercial and academic partners.

This effort sets a new bar for transparency in trusted silicon, and lowRISC is proud to serve as both steward and not-for-profit engineering contributor to OpenTitan, the world’s first open source silicon root of trust.

Silicon root of trust chips increase trust in the integrity of the infrastructure on which software runs. +We use collaborative engineering to develop and maintain open source silicon designs and tools.

Prepare the environment

lowRISC tools and source code are robust between versions of Linux, but it has been found that Vivado (the Xilinx FPGA implementation suite) is particular about the O/S +All builds were completed with Vivado 2015.4. If a newer version is attempted there could be script incompatibilities to fix and/or incompatible upgrades to internal Xilinx IP. We have no evidence that newer versions do not work, however IP changes to support newer chip families can cause obscure error messages which are offputting for the first-time user.

Read More…

open source icon

Open source

Our work is open and permissively licensed, helping to move the industry forward with flexible, accessible and effective systems and tools. We implement and have expertise in the free and open RISC-V ISA.

Durable icon

Durable technology

lowRISC creates infrastructure which will be used, useful and sustainable for future generations of computer systems, by getting the foundations right and not cutting corners.

Excellence icon

Full stack technical excellence

High quality, robust engineering and great documentation are essential to provide useful and maintainable technology. lowRISC create, support and maintain open cores, hardware IP blocks, compiler infrastructure and test and verification systems.

collaborative icon

Collaborative engineering

We work closely with others, testing new ideas and developing systems together, and sharing what we learn and build. lowRISC is part of the open technology ecosystem, and fosters inclusive and participatory communities.

pragmatic icon

Pragmatic

We make choices that enable us to take concrete steps as best we can towards open source silicon being used at scale. lowRISC aims to show that it's entirely possible to develop open source silicon solutions at a quality suitable for large-scale production and deployment.

independent icon

Independent and
not-for-profit

lowRISC is a neutral home for multi-partner projects delivering verified, high quality IP and tools. This enables shared investment into pre-competitive technology and open standards, providing the solid foundations necessary for the rapid development cycles of next generation silicon products.


OpenTitan partners

Announcing OpenTitan, the first transparent silicon root of trust

We are excited to unveil the OpenTitan silicon root of trust project, a new effort built using the successful collaborative engineering model created by lowRISC in partnership with Google and other commercial and academic partners.

This effort sets a new bar for transparency in trusted silicon, and lowRISC is proud to serve as both steward and not-for-profit engineering contributor to OpenTitan, the world’s first open source silicon root of trust.

Silicon root of trust chips increase trust in the integrity of the infrastructure on which software runs. Open sourcing the silicon design makes it more transparent, trustworthy, and ultimately, secure.


\ No newline at end of file diff --git a/sitemap.xml b/sitemap.xml index f9b76de8..85c924d1 100644 --- a/sitemap.xml +++ b/sitemap.xml @@ -1 +1 @@ -https://www.lowrisc.org/2024-05-10T00:00:00+01:00https://www.lowrisc.org/news/2024-05-10T00:00:00+01:00https://www.lowrisc.org/news/2024/05/safetydetectives-interview/2024-05-10T00:00:00+01:00https://www.lowrisc.org/news/2024/02/opentitan-commercial-availability/2024-02-13T00:00:00+00:00https://www.lowrisc.org/news/2024/01/sonata-board-update/2024-01-15T00:00:00+00:00https://www.lowrisc.org/news/2023/12/sunburst-project-update-dec-23/2023-12-19T00:00:00+00:00https://www.lowrisc.org/news/2023/11/first-opentitan-integrated-design/2023-11-13T00:00:00+00:00https://www.lowrisc.org/news/2023/10/zerorisc-joins-opentitan/2023-10-30T22:00:00+00:00https://www.lowrisc.org/news/2023/10/cw340-announcement/2023-10-20T14:00:00+00:00https://www.lowrisc.org/news/2023/09/dsbd-cheriot-announcement/2023-09-12T14:00:00+00:00https://www.lowrisc.org/news/2023/07/ibex-inside-how-and-why-we-built-opentitans-risc-v-core/2023-07-17T16:30:00+00:00https://www.lowrisc.org/news/2023/06/opentitans-rtl-freeze-leveraging-transparency-to-create-trustworthy-computing/2023-06-16T13:00:00+01:00https://www.lowrisc.org/news/2023/04/a-major-milestone-for-opentitan/2023-04-20T08:00:00+00:00https://www.lowrisc.org/news/2022/12/lowrisc-wins-openuk-2022-awards-hardware-category/2022-12-02T08:00:00+00:00https://www.lowrisc.org/news/2022/10/introducing-the-foundation-of-true-security/2022-10-31T08:00:00+00:00https://www.lowrisc.org/news/2022/10/claudia-eckert-joins-board/2022-10-05T08:00:00+00:00https://www.lowrisc.org/news/2022/08/security-verification-of-an-open-source-hardware-root-of-trust/2022-08-03T14:00:00+01:00https://www.lowrisc.org/news/2022/06/lowrisc-acquires-newae/2022-06-02T09:00:00+01:00https://www.lowrisc.org/news/2021/06/andy-hopper-knighted-for-services-to-computer-technology/2021-06-15T11:30:00+00:00https://www.lowrisc.org/news/2020/12/opentitan-at-one-year/2020-12-22T12:00:00+00:00https://www.lowrisc.org/news/2020/10/a-birthday-present-for-lowrisc-we-won-an-openuk-award/2020-10-22T12:00:00+00:00https://www.lowrisc.org/news/2020/10/how-we-used-differential-testing-to-rapidly-find-and-fix-missed-optimisation-opportunities-in-llvms-risc-v-backend/2020-10-08T07:00:00+00:00https://www.lowrisc.org/news/2020/09/gsoc-projects-successfully-completed/2020-09-14T17:00:00+00:00https://www.lowrisc.org/news/2020/05/gsoc-accepted-projects-announcement/2020-05-04T18:01:00+00:00https://www.lowrisc.org/news/2020/03/students-for-gsoc-projects-wanted/2020-03-23T15:00:00+00:00https://www.lowrisc.org/docs/gsoc-2020-ideas/2020-02-05T15:12:36+00:00https://www.lowrisc.org/news/2020/01/at-fosdem-you-can-hear-how-we-made-our-ibex-cpu-core-faster/2020-01-29T15:00:00+00:00https://www.lowrisc.org/news/2019/12/lowrisc-101-introduction-to-lowrisc-at-the-risc-v-summit/2019-12-05T09:00:00+00:00https://www.lowrisc.org/news/2019/11/get-started-with-opentitan/2019-11-26T09:00:00+00:00https://www.lowrisc.org/news/2019/11/announcing-opentitan-the-first-transparent-silicon-root-of-trust/2019-11-05T14:00:00+00:00https://www.lowrisc.org/news/2019/11/lowrisc-collaborates-with-industry-leaders-to-create-opentitan/2019-11-05T13:59:00+00:00https://www.lowrisc.org/news/2019/11/andy-hopper-joins-lowrisc-cic-board-as-independent-chair/2019-11-05T09:00:00+00:00https://www.lowrisc.org/news/2019/10/introducing-greg-tom/2019-10-23T10:00:00+01:00https://www.lowrisc.org/news/2019/10/ibex-on-fpga-get-stuff-executed/2019-10-08T16:30:00+01:00https://www.lowrisc.org/news/2019/08/ibex-code-with-confidence/2019-08-23T16:00:00+01:00https://www.lowrisc.org/news/2019/07/six-more-weeks-of-ibex-development-whats-new/2019-07-19T20:00:00+01:00https://www.lowrisc.org/news/2019/07/large-scale-risc-v-llvm-testing-with-buildroot/2019-07-10T16:10:00+01:00https://www.lowrisc.org/news/2019/07/risc-v-llvm-backend-in-clang-llvm-9.0/2019-07-10T16:00:00+01:00https://www.lowrisc.org/news/2019/07/introducing-sam/2019-07-08T10:00:00+01:00https://www.lowrisc.org/news/2019/06/lowrisc-at-week-of-open-source-hardware/2019-06-11T16:00:00+01:00https://www.lowrisc.org/news/2019/06/an-update-on-ibex-our-microcontroller-class-cpu-core/2019-06-10T15:00:00+01:00https://www.lowrisc.org/news/2019/06/introducing-pirmin-laura/2019-06-03T10:00:00+01:00https://www.lowrisc.org/news/2019/05/onwards-and-upwards-at-lowrisc/2019-05-16T18:40:00+01:00https://www.lowrisc.org/news/2019/05/lowrisc-expands-press-release/2019-05-16T17:50:00+01:00https://www.lowrisc.org/news/2019/05/lowrisc-at-sifive-symposium-in-cambridge/2019-05-14T17:58:00+01:00https://www.lowrisc.org/news/2018/11/lowrisc-0-6-milestone-release/2018-11-12T09:50:00+00:00https://www.lowrisc.org/docs/current-release-faq/2018-09-14T13:26:41+01:00https://www.lowrisc.org/docs/getting-started/2018-09-14T13:26:41+01:00https://www.lowrisc.org/docs/lowrisc-releases/2018-08-20T13:26:41+01:00https://www.lowrisc.org/news/2018/05/barcelona-risc-v-workshop-day-two/2018-05-09T07:00:00+00:00https://www.lowrisc.org/news/2018/05/barcelona-risc-v-workshop-day-one/2018-05-08T07:00:00+00:00https://www.lowrisc.org/news/2018/01/lowrisc-0-5-milestone-release/2018-01-12T14:45:57+00:00https://www.lowrisc.org/docs/ethernet-v0.5/overview/2018-01-12T13:00:00+00:00https://www.lowrisc.org/docs/overview/2018-01-12T13:00:00+00:00https://www.lowrisc.org/docs/boot-remote/2018-01-11T13:00:00+00:00https://www.lowrisc.org/docs/build-berkeley-boot-loader/2018-01-11T13:00:00+00:00https://www.lowrisc.org/docs/ethernet-v0.5/development/2018-01-11T13:00:00+00:00https://www.lowrisc.org/docs/ethernet-v0.5/installtools/2018-01-11T13:00:00+00:00https://www.lowrisc.org/docs/linux-kernel-build/2018-01-11T13:00:00+00:00https://www.lowrisc.org/docs/ethernet-v0.5/environment/2018-01-11T13:00:00+00:00https://www.lowrisc.org/docs/prepare-the-environment/2018-01-11T13:00:00+00:00https://www.lowrisc.org/docs/ethernet-v0.5/release/2018-01-11T13:00:00+00:00https://www.lowrisc.org/docs/refresh-v0.6/release/2018-01-11T13:00:00+00:00https://www.lowrisc.org/docs/ethernet-v0.5/fpga/2018-01-11T13:00:00+00:00https://www.lowrisc.org/docs/ethernet-v0.5/fpga2/2018-01-11T13:00:00+00:00https://www.lowrisc.org/docs/ethernet-v0.5/2018-01-11T13:00:00+00:00https://www.lowrisc.org/docs/refresh-v0.6/2018-01-11T13:00:00+00:00https://www.lowrisc.org/docs/ethernet-v0.5/ethernet/2018-01-11T11:00:00+00:00https://www.lowrisc.org/docs/jtag/2018-01-11T11:00:00+00:00https://www.lowrisc.org/news/2017/11/seventh-risc-v-workshop-day-two/2017-11-29T15:16:45+00:00https://www.lowrisc.org/news/2017/11/seventh-risc-v-workshop-day-one/2017-11-28T15:16:45+00:00https://www.lowrisc.org/docs/diplomacy/2017-10-26T13:00:00+00:00https://www.lowrisc.org/news/2017/10/gsoc-2017-student-report-core-lockstep-for-minion-cores/2017-10-05T19:45:00+00:00https://www.lowrisc.org/docs/gsoc-2017/core-lockstep/2017-10-05T19:30:00+00:00https://www.lowrisc.org/news/2017/09/moving-risc-v-llvm-forwards/2017-09-27T17:00:00+00:00https://www.lowrisc.org/news/2017/09/lowrisc-tagged-memory-os-enablement/2017-09-19T14:45:00+00:00https://www.lowrisc.org/docs/tagged-memory-os-enablement-internship-2017/2017-09-19T14:45:00+00:00https://www.lowrisc.org/news/2017/09/were-hiring-work-on-making-open-source-hardware-a-reality/2017-09-18T08:15:00+00:00https://www.lowrisc.org/news/2017/09/building-upstream-risc-v-gccbinutilsnewlib-the-quick-and-dirty-way/2017-09-05T14:00:00+00:00https://www.lowrisc.org/news/2017/06/lowrisc-0-4-milestone-release/2017-06-09T12:35:57+00:00https://www.lowrisc.org/docs/minion-v0.4/minion/2017-04-18T15:00:00+00:00https://www.lowrisc.org/docs/minion-v0.4/tag_lowrisc/2017-04-18T15:00:00+00:00https://www.lowrisc.org/docs/minion-v0.4/walkthrough/2017-04-14T13:00:00+00:00https://www.lowrisc.org/docs/minion-v0.4/installtools/2017-04-14T13:00:00+00:00https://www.lowrisc.org/docs/minion-v0.4/overview/2017-04-14T13:00:00+00:00https://www.lowrisc.org/docs/minion-v0.4/environment/2017-04-14T13:00:00+00:00https://www.lowrisc.org/docs/minion-v0.4/release/2017-04-14T13:00:00+00:00https://www.lowrisc.org/docs/minion-v0.4/fpga/2017-04-14T13:00:00+00:00https://www.lowrisc.org/docs/minion-v0.4/2017-04-14T13:00:00+00:00https://www.lowrisc.org/docs/minion-v0.4/tag_core/2017-04-11T17:00:00+00:00https://www.lowrisc.org/docs/minion-v0.4/tag_cache/2017-04-04T16:00:00+00:00https://www.lowrisc.org/news/2017/03/apply-now-for-gsoc-2017/2017-03-27T09:35:57+00:00https://www.lowrisc.org/docs/debug-v0.3/zedboard/2017-03-12T12:00:00+00:00https://www.lowrisc.org/docs/gsoc-2017-ideas/2017-02-09T15:12:36+00:00https://www.lowrisc.org/news/2017/02/2017-netfpga-design-challenge/2017-02-01T14:00:00+00:00https://www.lowrisc.org/news/2016/12/lowrisc-qa/2016-12-09T17:00:00+00:00https://www.lowrisc.org/news/2016/11/fifth-risc-v-workshop-day-two/2016-11-30T17:00:00+00:00https://www.lowrisc.org/news/2016/11/fifth-risc-v-workshop-day-one/2016-11-29T15:10:00+00:00https://www.lowrisc.org/news/2016/10/generating-a-gantt-chart-from-hjson-input/2016-10-15T10:00:00+01:00https://www.lowrisc.org/docs/internship-2016/video-tutorial/2016-09-22T13:26:41+01:00https://www.lowrisc.org/docs/internship-2016/device-tutorial/2016-09-22T13:26:41+01:00https://www.lowrisc.org/docs/internship-2016/accelerator-tutorial/2016-09-22T13:26:41+01:00https://www.lowrisc.org/docs/internship-2016/report/2016-09-22T13:26:41+01:00https://www.lowrisc.org/news/2016/07/lowriscimc-internship-second-update/2016-07-27T14:23:34+01:00https://www.lowrisc.org/news/2016/07/notes-from-the-fourth-risc-v-workshop/2016-07-14T16:08:07+01:00https://www.lowrisc.org/docs/debug-v0.3/add_device/2016-07-08T11:00:00+00:00https://www.lowrisc.org/docs/debug-v0.3/soc_struct/2016-07-08T11:00:00+00:00https://www.lowrisc.org/news/2016/07/lowrisc-/-imc-internship-week-one-vga-output/2016-07-07T14:23:34+01:00https://www.lowrisc.org/news/2016/06/announcing-the-librecores-design-contest-and-orconf-2016/2016-06-28T15:39:34+01:00https://www.lowrisc.org/docs/untether-v0.2/linux_compile/2016-06-10T16:00:00+00:00https://www.lowrisc.org/news/2016/06/lowriscs-2016-google-summer-of-code-students/2016-06-03T12:12:49+01:00https://www.lowrisc.org/docs/debug-v0.3/debugsession/2016-05-16T12:00:00+00:00https://www.lowrisc.org/docs/debug-v0.3/simulation/2016-05-16T12:00:00+00:00https://www.lowrisc.org/docs/debug-v0.3/interface/2016-05-16T12:00:00+00:00https://www.lowrisc.org/docs/debug-v0.3/debugmodules/2016-05-16T12:00:00+00:00https://www.lowrisc.org/docs/debug-v0.3/softwaremethodology/2016-05-16T12:00:00+00:00https://www.lowrisc.org/docs/debug-v0.3/walkthrough/2016-05-16T12:00:00+00:00https://www.lowrisc.org/docs/debug-v0.3/lowriscsetup/2016-05-16T12:00:00+00:00https://www.lowrisc.org/docs/debug-v0.3/osdsoftware/2016-05-16T12:00:00+00:00https://www.lowrisc.org/docs/debug-v0.3/overview/2016-05-16T12:00:00+00:00https://www.lowrisc.org/docs/debug-v0.3/environment/2016-05-16T12:00:00+00:00https://www.lowrisc.org/docs/debug-v0.3/release/2016-05-16T12:00:00+00:00https://www.lowrisc.org/docs/debug-v0.3/fpga/2016-05-16T12:00:00+00:00https://www.lowrisc.org/docs/debug-v0.3/2016-05-16T12:00:00+00:00https://www.lowrisc.org/news/2016/03/apply-now-to-work-with-lowrisc-in-google-summer-of-code/2016-03-20T20:35:57+00:00https://www.lowrisc.org/docs/gsoc-2016-ideas/2016-02-19T13:12:36+00:00https://www.lowrisc.org/docs/other/dpi/2016-01-15T12:00:00+00:00https://www.lowrisc.org/news/2016/01/third-risc-v-workshop-day-two/2016-01-06T17:05:57+00:00https://www.lowrisc.org/news/2016/01/third-risc-v-workshop-day-one/2016-01-05T17:35:57+00:00https://www.lowrisc.org/news/2015/12/untethered-lowrisc-release/2015-12-18T10:30:00+00:00https://www.lowrisc.org/docs/untether-v0.2/dev-env/2015-12-17T17:00:00+00:00https://www.lowrisc.org/docs/untether-v0.2/spike/2015-12-17T17:00:00+00:00https://www.lowrisc.org/docs/untether-v0.2/bootload/2015-12-17T17:00:00+00:00https://www.lowrisc.org/docs/riscv_compile/2015-12-17T17:00:00+00:00https://www.lowrisc.org/docs/untether-v0.2/riscv_compile/2015-12-17T17:00:00+00:00https://www.lowrisc.org/docs/untether-v0.2/parameter/2015-12-17T17:00:00+00:00https://www.lowrisc.org/docs/untether-v0.2/fpga-demo/2015-12-17T17:00:00+00:00https://www.lowrisc.org/docs/untether-v0.2/fpga-sim/2015-12-17T17:00:00+00:00https://www.lowrisc.org/docs/untether-v0.2/verilator/2015-12-17T17:00:00+00:00https://www.lowrisc.org/docs/untether-v0.2/xilinx/2015-12-17T17:00:00+00:00https://www.lowrisc.org/docs/xilinx/2015-12-17T17:00:00+00:00https://www.lowrisc.org/docs/untether-v0.2/pcr/2015-12-17T17:00:00+00:00https://www.lowrisc.org/docs/untether-v0.2/mmio/2015-12-17T17:00:00+00:00https://www.lowrisc.org/docs/untether-v0.2/overview/2015-12-17T17:00:00+00:00https://www.lowrisc.org/docs/untether-v0.2/release/2015-12-17T17:00:00+00:00https://www.lowrisc.org/docs/untether-v0.2/rocket-core/2015-12-17T17:00:00+00:00https://www.lowrisc.org/docs/untether-v0.2/vsim/2015-12-17T17:00:00+00:00https://www.lowrisc.org/docs/untether-v0.2/simulation/2015-12-17T17:00:00+00:00https://www.lowrisc.org/docs/untether-v0.2/2015-12-17T17:00:00+00:00https://www.lowrisc.org/news/2015/08/lowrisc-at-orconf-2015/2015-08-16T10:51:14+01:00https://www.lowrisc.org/news/2015/06/second-risc-v-workshop-day-two/2015-06-30T17:00:45+01:00https://www.lowrisc.org/news/2015/06/second-risc-v-workshop-day-one/2015-06-29T17:02:57+01:00https://www.lowrisc.org/news/2015/05/summer-of-code-students-for-lowrisc/2015-05-13T20:45:07+01:00https://www.lowrisc.org/docs/build-bare-metal-toolchain/2015-04-14T13:26:41+01:00https://www.lowrisc.org/docs/boot-customised-nfs/2015-04-14T13:26:41+01:00https://www.lowrisc.org/docs/dhcp-configuration/2015-04-14T13:26:41+01:00https://www.lowrisc.org/docs/2015-04-14T13:26:41+01:00https://www.lowrisc.org/docs/download-install-debian/2015-04-14T13:26:41+01:00https://www.lowrisc.org/docs/introduction-to-development/2015-04-14T13:26:41+01:00https://www.lowrisc.org/docs/riscv-qemu-emulation/2015-04-14T13:26:41+01:00https://www.lowrisc.org/docs/update-running-kernel/2015-04-14T13:26:41+01:00https://www.lowrisc.org/news/2015/04/lowrisc-tagged-memory-preview-release/2015-04-13T22:28:10+00:00https://www.lowrisc.org/docs/tagged-memory-v0.1/future/2015-04-13T14:27:08+01:00https://www.lowrisc.org/docs/tagged-memory-v0.1/fpga-fesvr/2015-04-12T16:24:16+01:00https://www.lowrisc.org/docs/tagged-memory-v0.1/fpga-ramdisk/2015-04-12T16:22:20+01:00https://www.lowrisc.org/docs/tagged-memory-v0.1/fpga-bootimage/2015-04-12T16:19:10+01:00https://www.lowrisc.org/docs/tagged-memory-v0.1/fpga/2015-04-12T15:52:33+01:00https://www.lowrisc.org/docs/tagged-memory-v0.1/verilog-fpga-sim/2015-04-12T15:51:05+01:00https://www.lowrisc.org/docs/tagged-memory-v0.1/verilog-asic-sim/2015-04-12T15:47:34+01:00https://www.lowrisc.org/docs/tagged-memory-v0.1/emulator/2015-04-12T15:44:04+01:00https://www.lowrisc.org/docs/tagged-memory-v0.1/spike/2015-04-12T15:42:11+01:00https://www.lowrisc.org/docs/tagged-memory-v0.1/simulations/2015-04-12T15:39:40+01:00https://www.lowrisc.org/docs/tagged-memory-v0.1/setup/2015-04-12T15:35:46+01:00https://www.lowrisc.org/docs/tagged-memory-v0.1/tag-tests/2015-04-12T15:33:14+01:00https://www.lowrisc.org/docs/tagged-memory-v0.1/new-instructions/2015-04-12T15:28:01+01:00https://www.lowrisc.org/docs/tagged-memory-v0.1/tags/2015-04-12T15:16:58+01:00https://www.lowrisc.org/docs/tagged-memory-v0.1/rocket-core/2015-04-12T15:12:50+01:00https://www.lowrisc.org/docs/tagged-memory-v0.1/rocket-chip/2015-04-12T15:05:25+01:00https://www.lowrisc.org/docs/tagged-memory-v0.1/2015-04-12T14:18:41+01:00https://www.lowrisc.org/docs/memo-2014-001-tagged-memory-and-minion-cores/2015-03-23T13:25:48+00:00https://www.lowrisc.org/docs/gsoc-2015-ideas/2015-03-23T13:12:36+00:00https://www.lowrisc.org/code-of-conduct/0https://www.lowrisc.org/docs/configuring-build-root/0https://www.lowrisc.org/docs/docker-tools-build/0https://www.lowrisc.org/docs/download-the-code/0https://www.lowrisc.org/docs/generate-the-bitstream/0https://www.lowrisc.org/about/https://www.lowrisc.org/jobs/https://www.lowrisc.org/community/https://www.lowrisc.org/usage-licence/https://www.lowrisc.org/open-silicon/https://www.lowrisc.org/our-work/https://www.lowrisc.org/privacy-policy/ \ No newline at end of file +https://www.lowrisc.org/2024-05-30T00:00:00+00:00https://www.lowrisc.org/news/2024-05-30T00:00:00+00:00https://www.lowrisc.org/news/2024/05/opentitan-chromebook-announcement/2024-05-30T00:00:00+00:00https://www.lowrisc.org/news/2024/05/safetydetectives-interview/2024-05-10T00:00:00+01:00https://www.lowrisc.org/news/2024/02/opentitan-commercial-availability/2024-02-13T00:00:00+00:00https://www.lowrisc.org/news/2024/01/sonata-board-update/2024-01-15T00:00:00+00:00https://www.lowrisc.org/news/2023/12/sunburst-project-update-dec-23/2023-12-19T00:00:00+00:00https://www.lowrisc.org/news/2023/11/first-opentitan-integrated-design/2023-11-13T00:00:00+00:00https://www.lowrisc.org/news/2023/10/zerorisc-joins-opentitan/2023-10-30T22:00:00+00:00https://www.lowrisc.org/news/2023/10/cw340-announcement/2023-10-20T14:00:00+00:00https://www.lowrisc.org/news/2023/09/dsbd-cheriot-announcement/2023-09-12T14:00:00+00:00https://www.lowrisc.org/news/2023/07/ibex-inside-how-and-why-we-built-opentitans-risc-v-core/2023-07-17T16:30:00+00:00https://www.lowrisc.org/news/2023/06/opentitans-rtl-freeze-leveraging-transparency-to-create-trustworthy-computing/2023-06-16T13:00:00+01:00https://www.lowrisc.org/news/2023/04/a-major-milestone-for-opentitan/2023-04-20T08:00:00+00:00https://www.lowrisc.org/news/2022/12/lowrisc-wins-openuk-2022-awards-hardware-category/2022-12-02T08:00:00+00:00https://www.lowrisc.org/news/2022/10/introducing-the-foundation-of-true-security/2022-10-31T08:00:00+00:00https://www.lowrisc.org/news/2022/10/claudia-eckert-joins-board/2022-10-05T08:00:00+00:00https://www.lowrisc.org/news/2022/08/security-verification-of-an-open-source-hardware-root-of-trust/2022-08-03T14:00:00+01:00https://www.lowrisc.org/news/2022/06/lowrisc-acquires-newae/2022-06-02T09:00:00+01:00https://www.lowrisc.org/news/2021/06/andy-hopper-knighted-for-services-to-computer-technology/2021-06-15T11:30:00+00:00https://www.lowrisc.org/news/2020/12/opentitan-at-one-year/2020-12-22T12:00:00+00:00https://www.lowrisc.org/news/2020/10/a-birthday-present-for-lowrisc-we-won-an-openuk-award/2020-10-22T12:00:00+00:00https://www.lowrisc.org/news/2020/10/how-we-used-differential-testing-to-rapidly-find-and-fix-missed-optimisation-opportunities-in-llvms-risc-v-backend/2020-10-08T07:00:00+00:00https://www.lowrisc.org/news/2020/09/gsoc-projects-successfully-completed/2020-09-14T17:00:00+00:00https://www.lowrisc.org/news/2020/05/gsoc-accepted-projects-announcement/2020-05-04T18:01:00+00:00https://www.lowrisc.org/news/2020/03/students-for-gsoc-projects-wanted/2020-03-23T15:00:00+00:00https://www.lowrisc.org/docs/gsoc-2020-ideas/2020-02-05T15:12:36+00:00https://www.lowrisc.org/news/2020/01/at-fosdem-you-can-hear-how-we-made-our-ibex-cpu-core-faster/2020-01-29T15:00:00+00:00https://www.lowrisc.org/news/2019/12/lowrisc-101-introduction-to-lowrisc-at-the-risc-v-summit/2019-12-05T09:00:00+00:00https://www.lowrisc.org/news/2019/11/get-started-with-opentitan/2019-11-26T09:00:00+00:00https://www.lowrisc.org/news/2019/11/announcing-opentitan-the-first-transparent-silicon-root-of-trust/2019-11-05T14:00:00+00:00https://www.lowrisc.org/news/2019/11/lowrisc-collaborates-with-industry-leaders-to-create-opentitan/2019-11-05T13:59:00+00:00https://www.lowrisc.org/news/2019/11/andy-hopper-joins-lowrisc-cic-board-as-independent-chair/2019-11-05T09:00:00+00:00https://www.lowrisc.org/news/2019/10/introducing-greg-tom/2019-10-23T10:00:00+01:00https://www.lowrisc.org/news/2019/10/ibex-on-fpga-get-stuff-executed/2019-10-08T16:30:00+01:00https://www.lowrisc.org/news/2019/08/ibex-code-with-confidence/2019-08-23T16:00:00+01:00https://www.lowrisc.org/news/2019/07/six-more-weeks-of-ibex-development-whats-new/2019-07-19T20:00:00+01:00https://www.lowrisc.org/news/2019/07/large-scale-risc-v-llvm-testing-with-buildroot/2019-07-10T16:10:00+01:00https://www.lowrisc.org/news/2019/07/risc-v-llvm-backend-in-clang-llvm-9.0/2019-07-10T16:00:00+01:00https://www.lowrisc.org/news/2019/07/introducing-sam/2019-07-08T10:00:00+01:00https://www.lowrisc.org/news/2019/06/lowrisc-at-week-of-open-source-hardware/2019-06-11T16:00:00+01:00https://www.lowrisc.org/news/2019/06/an-update-on-ibex-our-microcontroller-class-cpu-core/2019-06-10T15:00:00+01:00https://www.lowrisc.org/news/2019/06/introducing-pirmin-laura/2019-06-03T10:00:00+01:00https://www.lowrisc.org/news/2019/05/onwards-and-upwards-at-lowrisc/2019-05-16T18:40:00+01:00https://www.lowrisc.org/news/2019/05/lowrisc-expands-press-release/2019-05-16T17:50:00+01:00https://www.lowrisc.org/news/2019/05/lowrisc-at-sifive-symposium-in-cambridge/2019-05-14T17:58:00+01:00https://www.lowrisc.org/news/2018/11/lowrisc-0-6-milestone-release/2018-11-12T09:50:00+00:00https://www.lowrisc.org/docs/current-release-faq/2018-09-14T13:26:41+01:00https://www.lowrisc.org/docs/getting-started/2018-09-14T13:26:41+01:00https://www.lowrisc.org/docs/lowrisc-releases/2018-08-20T13:26:41+01:00https://www.lowrisc.org/news/2018/05/barcelona-risc-v-workshop-day-two/2018-05-09T07:00:00+00:00https://www.lowrisc.org/news/2018/05/barcelona-risc-v-workshop-day-one/2018-05-08T07:00:00+00:00https://www.lowrisc.org/news/2018/01/lowrisc-0-5-milestone-release/2018-01-12T14:45:57+00:00https://www.lowrisc.org/docs/ethernet-v0.5/overview/2018-01-12T13:00:00+00:00https://www.lowrisc.org/docs/overview/2018-01-12T13:00:00+00:00https://www.lowrisc.org/docs/boot-remote/2018-01-11T13:00:00+00:00https://www.lowrisc.org/docs/build-berkeley-boot-loader/2018-01-11T13:00:00+00:00https://www.lowrisc.org/docs/ethernet-v0.5/development/2018-01-11T13:00:00+00:00https://www.lowrisc.org/docs/ethernet-v0.5/installtools/2018-01-11T13:00:00+00:00https://www.lowrisc.org/docs/linux-kernel-build/2018-01-11T13:00:00+00:00https://www.lowrisc.org/docs/ethernet-v0.5/environment/2018-01-11T13:00:00+00:00https://www.lowrisc.org/docs/prepare-the-environment/2018-01-11T13:00:00+00:00https://www.lowrisc.org/docs/ethernet-v0.5/release/2018-01-11T13:00:00+00:00https://www.lowrisc.org/docs/refresh-v0.6/release/2018-01-11T13:00:00+00:00https://www.lowrisc.org/docs/ethernet-v0.5/fpga/2018-01-11T13:00:00+00:00https://www.lowrisc.org/docs/ethernet-v0.5/fpga2/2018-01-11T13:00:00+00:00https://www.lowrisc.org/docs/ethernet-v0.5/2018-01-11T13:00:00+00:00https://www.lowrisc.org/docs/refresh-v0.6/2018-01-11T13:00:00+00:00https://www.lowrisc.org/docs/ethernet-v0.5/ethernet/2018-01-11T11:00:00+00:00https://www.lowrisc.org/docs/jtag/2018-01-11T11:00:00+00:00https://www.lowrisc.org/news/2017/11/seventh-risc-v-workshop-day-two/2017-11-29T15:16:45+00:00https://www.lowrisc.org/news/2017/11/seventh-risc-v-workshop-day-one/2017-11-28T15:16:45+00:00https://www.lowrisc.org/docs/diplomacy/2017-10-26T13:00:00+00:00https://www.lowrisc.org/news/2017/10/gsoc-2017-student-report-core-lockstep-for-minion-cores/2017-10-05T19:45:00+00:00https://www.lowrisc.org/docs/gsoc-2017/core-lockstep/2017-10-05T19:30:00+00:00https://www.lowrisc.org/news/2017/09/moving-risc-v-llvm-forwards/2017-09-27T17:00:00+00:00https://www.lowrisc.org/news/2017/09/lowrisc-tagged-memory-os-enablement/2017-09-19T14:45:00+00:00https://www.lowrisc.org/docs/tagged-memory-os-enablement-internship-2017/2017-09-19T14:45:00+00:00https://www.lowrisc.org/news/2017/09/were-hiring-work-on-making-open-source-hardware-a-reality/2017-09-18T08:15:00+00:00https://www.lowrisc.org/news/2017/09/building-upstream-risc-v-gccbinutilsnewlib-the-quick-and-dirty-way/2017-09-05T14:00:00+00:00https://www.lowrisc.org/news/2017/06/lowrisc-0-4-milestone-release/2017-06-09T12:35:57+00:00https://www.lowrisc.org/docs/minion-v0.4/minion/2017-04-18T15:00:00+00:00https://www.lowrisc.org/docs/minion-v0.4/tag_lowrisc/2017-04-18T15:00:00+00:00https://www.lowrisc.org/docs/minion-v0.4/walkthrough/2017-04-14T13:00:00+00:00https://www.lowrisc.org/docs/minion-v0.4/installtools/2017-04-14T13:00:00+00:00https://www.lowrisc.org/docs/minion-v0.4/overview/2017-04-14T13:00:00+00:00https://www.lowrisc.org/docs/minion-v0.4/environment/2017-04-14T13:00:00+00:00https://www.lowrisc.org/docs/minion-v0.4/release/2017-04-14T13:00:00+00:00https://www.lowrisc.org/docs/minion-v0.4/fpga/2017-04-14T13:00:00+00:00https://www.lowrisc.org/docs/minion-v0.4/2017-04-14T13:00:00+00:00https://www.lowrisc.org/docs/minion-v0.4/tag_core/2017-04-11T17:00:00+00:00https://www.lowrisc.org/docs/minion-v0.4/tag_cache/2017-04-04T16:00:00+00:00https://www.lowrisc.org/news/2017/03/apply-now-for-gsoc-2017/2017-03-27T09:35:57+00:00https://www.lowrisc.org/docs/debug-v0.3/zedboard/2017-03-12T12:00:00+00:00https://www.lowrisc.org/docs/gsoc-2017-ideas/2017-02-09T15:12:36+00:00https://www.lowrisc.org/news/2017/02/2017-netfpga-design-challenge/2017-02-01T14:00:00+00:00https://www.lowrisc.org/news/2016/12/lowrisc-qa/2016-12-09T17:00:00+00:00https://www.lowrisc.org/news/2016/11/fifth-risc-v-workshop-day-two/2016-11-30T17:00:00+00:00https://www.lowrisc.org/news/2016/11/fifth-risc-v-workshop-day-one/2016-11-29T15:10:00+00:00https://www.lowrisc.org/news/2016/10/generating-a-gantt-chart-from-hjson-input/2016-10-15T10:00:00+01:00https://www.lowrisc.org/docs/internship-2016/video-tutorial/2016-09-22T13:26:41+01:00https://www.lowrisc.org/docs/internship-2016/device-tutorial/2016-09-22T13:26:41+01:00https://www.lowrisc.org/docs/internship-2016/accelerator-tutorial/2016-09-22T13:26:41+01:00https://www.lowrisc.org/docs/internship-2016/report/2016-09-22T13:26:41+01:00https://www.lowrisc.org/news/2016/07/lowriscimc-internship-second-update/2016-07-27T14:23:34+01:00https://www.lowrisc.org/news/2016/07/notes-from-the-fourth-risc-v-workshop/2016-07-14T16:08:07+01:00https://www.lowrisc.org/docs/debug-v0.3/add_device/2016-07-08T11:00:00+00:00https://www.lowrisc.org/docs/debug-v0.3/soc_struct/2016-07-08T11:00:00+00:00https://www.lowrisc.org/news/2016/07/lowrisc-/-imc-internship-week-one-vga-output/2016-07-07T14:23:34+01:00https://www.lowrisc.org/news/2016/06/announcing-the-librecores-design-contest-and-orconf-2016/2016-06-28T15:39:34+01:00https://www.lowrisc.org/docs/untether-v0.2/linux_compile/2016-06-10T16:00:00+00:00https://www.lowrisc.org/news/2016/06/lowriscs-2016-google-summer-of-code-students/2016-06-03T12:12:49+01:00https://www.lowrisc.org/docs/debug-v0.3/debugsession/2016-05-16T12:00:00+00:00https://www.lowrisc.org/docs/debug-v0.3/simulation/2016-05-16T12:00:00+00:00https://www.lowrisc.org/docs/debug-v0.3/interface/2016-05-16T12:00:00+00:00https://www.lowrisc.org/docs/debug-v0.3/debugmodules/2016-05-16T12:00:00+00:00https://www.lowrisc.org/docs/debug-v0.3/softwaremethodology/2016-05-16T12:00:00+00:00https://www.lowrisc.org/docs/debug-v0.3/walkthrough/2016-05-16T12:00:00+00:00https://www.lowrisc.org/docs/debug-v0.3/lowriscsetup/2016-05-16T12:00:00+00:00https://www.lowrisc.org/docs/debug-v0.3/osdsoftware/2016-05-16T12:00:00+00:00https://www.lowrisc.org/docs/debug-v0.3/overview/2016-05-16T12:00:00+00:00https://www.lowrisc.org/docs/debug-v0.3/environment/2016-05-16T12:00:00+00:00https://www.lowrisc.org/docs/debug-v0.3/release/2016-05-16T12:00:00+00:00https://www.lowrisc.org/docs/debug-v0.3/fpga/2016-05-16T12:00:00+00:00https://www.lowrisc.org/docs/debug-v0.3/2016-05-16T12:00:00+00:00https://www.lowrisc.org/news/2016/03/apply-now-to-work-with-lowrisc-in-google-summer-of-code/2016-03-20T20:35:57+00:00https://www.lowrisc.org/docs/gsoc-2016-ideas/2016-02-19T13:12:36+00:00https://www.lowrisc.org/docs/other/dpi/2016-01-15T12:00:00+00:00https://www.lowrisc.org/news/2016/01/third-risc-v-workshop-day-two/2016-01-06T17:05:57+00:00https://www.lowrisc.org/news/2016/01/third-risc-v-workshop-day-one/2016-01-05T17:35:57+00:00https://www.lowrisc.org/news/2015/12/untethered-lowrisc-release/2015-12-18T10:30:00+00:00https://www.lowrisc.org/docs/untether-v0.2/dev-env/2015-12-17T17:00:00+00:00https://www.lowrisc.org/docs/untether-v0.2/spike/2015-12-17T17:00:00+00:00https://www.lowrisc.org/docs/untether-v0.2/bootload/2015-12-17T17:00:00+00:00https://www.lowrisc.org/docs/riscv_compile/2015-12-17T17:00:00+00:00https://www.lowrisc.org/docs/untether-v0.2/riscv_compile/2015-12-17T17:00:00+00:00https://www.lowrisc.org/docs/untether-v0.2/parameter/2015-12-17T17:00:00+00:00https://www.lowrisc.org/docs/untether-v0.2/fpga-demo/2015-12-17T17:00:00+00:00https://www.lowrisc.org/docs/untether-v0.2/fpga-sim/2015-12-17T17:00:00+00:00https://www.lowrisc.org/docs/untether-v0.2/verilator/2015-12-17T17:00:00+00:00https://www.lowrisc.org/docs/untether-v0.2/xilinx/2015-12-17T17:00:00+00:00https://www.lowrisc.org/docs/xilinx/2015-12-17T17:00:00+00:00https://www.lowrisc.org/docs/untether-v0.2/pcr/2015-12-17T17:00:00+00:00https://www.lowrisc.org/docs/untether-v0.2/mmio/2015-12-17T17:00:00+00:00https://www.lowrisc.org/docs/untether-v0.2/overview/2015-12-17T17:00:00+00:00https://www.lowrisc.org/docs/untether-v0.2/release/2015-12-17T17:00:00+00:00https://www.lowrisc.org/docs/untether-v0.2/rocket-core/2015-12-17T17:00:00+00:00https://www.lowrisc.org/docs/untether-v0.2/vsim/2015-12-17T17:00:00+00:00https://www.lowrisc.org/docs/untether-v0.2/simulation/2015-12-17T17:00:00+00:00https://www.lowrisc.org/docs/untether-v0.2/2015-12-17T17:00:00+00:00https://www.lowrisc.org/news/2015/08/lowrisc-at-orconf-2015/2015-08-16T10:51:14+01:00https://www.lowrisc.org/news/2015/06/second-risc-v-workshop-day-two/2015-06-30T17:00:45+01:00https://www.lowrisc.org/news/2015/06/second-risc-v-workshop-day-one/2015-06-29T17:02:57+01:00https://www.lowrisc.org/news/2015/05/summer-of-code-students-for-lowrisc/2015-05-13T20:45:07+01:00https://www.lowrisc.org/docs/build-bare-metal-toolchain/2015-04-14T13:26:41+01:00https://www.lowrisc.org/docs/boot-customised-nfs/2015-04-14T13:26:41+01:00https://www.lowrisc.org/docs/dhcp-configuration/2015-04-14T13:26:41+01:00https://www.lowrisc.org/docs/2015-04-14T13:26:41+01:00https://www.lowrisc.org/docs/download-install-debian/2015-04-14T13:26:41+01:00https://www.lowrisc.org/docs/introduction-to-development/2015-04-14T13:26:41+01:00https://www.lowrisc.org/docs/riscv-qemu-emulation/2015-04-14T13:26:41+01:00https://www.lowrisc.org/docs/update-running-kernel/2015-04-14T13:26:41+01:00https://www.lowrisc.org/news/2015/04/lowrisc-tagged-memory-preview-release/2015-04-13T22:28:10+00:00https://www.lowrisc.org/docs/tagged-memory-v0.1/future/2015-04-13T14:27:08+01:00https://www.lowrisc.org/docs/tagged-memory-v0.1/fpga-fesvr/2015-04-12T16:24:16+01:00https://www.lowrisc.org/docs/tagged-memory-v0.1/fpga-ramdisk/2015-04-12T16:22:20+01:00https://www.lowrisc.org/docs/tagged-memory-v0.1/fpga-bootimage/2015-04-12T16:19:10+01:00https://www.lowrisc.org/docs/tagged-memory-v0.1/fpga/2015-04-12T15:52:33+01:00https://www.lowrisc.org/docs/tagged-memory-v0.1/verilog-fpga-sim/2015-04-12T15:51:05+01:00https://www.lowrisc.org/docs/tagged-memory-v0.1/verilog-asic-sim/2015-04-12T15:47:34+01:00https://www.lowrisc.org/docs/tagged-memory-v0.1/emulator/2015-04-12T15:44:04+01:00https://www.lowrisc.org/docs/tagged-memory-v0.1/spike/2015-04-12T15:42:11+01:00https://www.lowrisc.org/docs/tagged-memory-v0.1/simulations/2015-04-12T15:39:40+01:00https://www.lowrisc.org/docs/tagged-memory-v0.1/setup/2015-04-12T15:35:46+01:00https://www.lowrisc.org/docs/tagged-memory-v0.1/tag-tests/2015-04-12T15:33:14+01:00https://www.lowrisc.org/docs/tagged-memory-v0.1/new-instructions/2015-04-12T15:28:01+01:00https://www.lowrisc.org/docs/tagged-memory-v0.1/tags/2015-04-12T15:16:58+01:00https://www.lowrisc.org/docs/tagged-memory-v0.1/rocket-core/2015-04-12T15:12:50+01:00https://www.lowrisc.org/docs/tagged-memory-v0.1/rocket-chip/2015-04-12T15:05:25+01:00https://www.lowrisc.org/docs/tagged-memory-v0.1/2015-04-12T14:18:41+01:00https://www.lowrisc.org/docs/memo-2014-001-tagged-memory-and-minion-cores/2015-03-23T13:25:48+00:00https://www.lowrisc.org/docs/gsoc-2015-ideas/2015-03-23T13:12:36+00:00https://www.lowrisc.org/code-of-conduct/0https://www.lowrisc.org/docs/configuring-build-root/0https://www.lowrisc.org/docs/docker-tools-build/0https://www.lowrisc.org/docs/download-the-code/0https://www.lowrisc.org/docs/generate-the-bitstream/0https://www.lowrisc.org/about/https://www.lowrisc.org/jobs/https://www.lowrisc.org/community/https://www.lowrisc.org/usage-licence/https://www.lowrisc.org/open-silicon/https://www.lowrisc.org/our-work/https://www.lowrisc.org/privacy-policy/ \ No newline at end of file