Skip to content

Commit

Permalink
Add Verilator build as action
Browse files Browse the repository at this point in the history
  • Loading branch information
marnovandermaas committed May 20, 2024
1 parent 2d322aa commit 1076e3d
Showing 1 changed file with 6 additions and 0 deletions.
6 changes: 6 additions & 0 deletions .github/workflows/ci.yml
Original file line number Diff line number Diff line change
Expand Up @@ -20,11 +20,13 @@ jobs:
- name: Install dependencies
run: |
sudo apt install srecord
sudo apt install verilator libelf-dev
sudo mkdir -p /tools/riscv
sudo chmod 777 /tools/riscv
curl -Ls -o rv32-toolchain.tar.xz "https://github.com/lowRISC/lowrisc-toolchains/releases/download/20230427-1/lowrisc-toolchain-gcc-rv32imcb-20230427-1.tar.xz"
sudo tar -C /tools/riscv -xf rv32-toolchain.tar.xz --strip-components=1
echo "/tools/riscv/bin" >> $GITHUB_PATH
pip install -r python-requirements.txt
- name: Clang lint
run: find -name "*.[cc|c|h]" -exec clang-format -n {} \;
Expand All @@ -44,3 +46,7 @@ jobs:
make
working-directory: sw/legacy/build

- name: Build Verilator simulator
run: |
fusesoc --cores-root=. run --target=sim --tool=verilator --setup --build lowrisc:sonata:system --verilator_options="+define+RVFI"

0 comments on commit 1076e3d

Please sign in to comment.