Skip to content
View lxu28973's full-sized avatar

Block or report lxu28973

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. riscv-chisel riscv-chisel Public

    RISC-V CPU design using Chisel

    Scala 1

  2. chipyard chipyard Public

    Forked from ucb-bar/chipyard

    An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more

    C

  3. riscv--verilog riscv--verilog Public

    RISC-V RV32I cpu simple design

    Verilog

  4. mychipyard mychipyard Public

    C

  5. MyBOOM MyBOOM Public

    Scala

  6. MyRocket MyRocket Public

    Scala