Skip to content
View mauer4's full-sized avatar

Block or report mauer4

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Firmware-Exploration-Project Firmware-Exploration-Project Public

    The code in this repo can be used to help explore new hardware

    C 1

  2. Personal-Project-Verilog-CLOCK Personal-Project-Verilog-CLOCK Public

    This project was a nice idea I had to build a digital logic clock on the DE1-SOC FPGA, while practicing System-verilog, Asynchronous design, and advanced debugging techniques

    SystemVerilog 1

  3. ASSEMBLY-mem_game ASSEMBLY-mem_game Public

    This project was done during course ELEC 291 at UBC (University of British Columbia) in February 2022.

    Assembly 1

  4. FPGA-Selection-Sort FPGA-Selection-Sort Public

    Verilog code to implement the selection sort algorithm in Verilog, on a DE1-SOC FPGA

    Verilog 1

  5. ESP-32_projects ESP-32_projects Public

    This repo includes various ESP-32 u-processor projects

  6. C-Interesting_Programs C-Interesting_Programs Public

    Exercises from Textbook "A2Z c programming" - Ch 10 'Interesting Programs'

    C