-
University of British Columbia
- Vancouver, Canada
- https://www.notion.so/Adin-Mauer-432778cc98584be0921da14d3d3ea6be#46746f1690a24a90ae98bfa1786c8e0f
Popular repositories Loading
-
Firmware-Exploration-Project
Firmware-Exploration-Project PublicThe code in this repo can be used to help explore new hardware
C 1
-
Personal-Project-Verilog-CLOCK
Personal-Project-Verilog-CLOCK PublicThis project was a nice idea I had to build a digital logic clock on the DE1-SOC FPGA, while practicing System-verilog, Asynchronous design, and advanced debugging techniques
SystemVerilog 1
-
ASSEMBLY-mem_game
ASSEMBLY-mem_game PublicThis project was done during course ELEC 291 at UBC (University of British Columbia) in February 2022.
Assembly 1
-
FPGA-Selection-Sort
FPGA-Selection-Sort PublicVerilog code to implement the selection sort algorithm in Verilog, on a DE1-SOC FPGA
Verilog 1
-
-
C-Interesting_Programs
C-Interesting_Programs PublicExercises from Textbook "A2Z c programming" - Ch 10 'Interesting Programs'
C
If the problem persists, check the GitHub status page or contact support.