A CPU made with Verilog code and schematic files using Quartus II, with RISC architecture and Pipe line data path
forked from SaeeSaadat/ComputerArchitectureProject-CPU
-
Notifications
You must be signed in to change notification settings - Fork 0
A CPU made with Verilog code and schematic files using Quartus II, with RISC architecture and Pipe line data path
License
mbehnasr/ComputerArchitectureProject-CPU
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
A CPU made with Verilog code and schematic files using Quartus II, with RISC architecture and Pipe line data path
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published
Languages
- Verilog 90.8%
- HTML 8.7%
- Other 0.5%