make simUp5kSpeed ARGS='IRAM_BIN=../../software/dhrystone/build/dhrystone.bin'
forked from SpinalHDL/VexRiscvSoftcoreContest2018
-
Notifications
You must be signed in to change notification settings - Fork 0
License
micro-FPGA/riscvSoftcoreContest
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
No description, website, or topics provided.
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published
Languages
- Verilog 82.3%
- C 7.0%
- Scala 5.5%
- C++ 2.5%
- Makefile 1.8%
- Python 0.6%
- Assembly 0.3%