Skip to content
View mohasnik's full-sized avatar

Block or report mohasnik

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. Network-On-Chip Network-On-Chip Public

    RTL design and implementation of a 4x4 Network-on-Chip (NoC) with a mesh topology. This project includes SystemVerilog modules for buffer units, routing units, switch allocators, switches, routers,…

    SystemVerilog 7 1

  2. Systolic-Array Systolic-Array Public

    RTL design of Systolic Arrays for matrix multiplication.

    C++ 1

  3. Parallel-Programming-Course Parallel-Programming-Course Public

    This repository contains the projects completed in the Parallel Programming course at the University of Tehran.

    2

  4. MIPS-Multicycle MIPS-Multicycle Public

    The Multi-cycle verilog description of MIPS processor

    Verilog

  5. MD5-Algorithm-Implementation MD5-Algorithm-Implementation Public

    This repository contains the computer assignment developed for the System-Level Design lecture within the Digital Logic Design course at the University of Tehran.