Skip to content

Latest commit

 

History

History
3 lines (2 loc) · 247 Bytes

README.md

File metadata and controls

3 lines (2 loc) · 247 Bytes

RV32I Single Cycle and Fetch Pipeline Processor Implementations

This repository contains implementations of processors based on the RV32I instruction set architecture using Verilog HDL: a single-cycle processor and a fetch pipeline processor.