-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathMEMWB.v.out
87 lines (87 loc) · 3.78 KB
/
MEMWB.v.out
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ded0aa2510 .scope module, "MEMWB" "MEMWB" 2 1;
.timescale 0 0;
.port_info 0 /INPUT 1 "clk";
.port_info 1 /INPUT 32 "instructionDM";
.port_info 2 /INPUT 1 "DMMemRead";
.port_info 3 /INPUT 1 "DMMemWrite";
.port_info 4 /INPUT 1 "DMMemToReg";
.port_info 5 /INPUT 1 "DMRegWrite";
.port_info 6 /INPUT 5 "DMWriteReg";
.port_info 7 /INPUT 32 "DMReadData";
.port_info 8 /INPUT 32 "DMAluRes";
.port_info 9 /OUTPUT 32 "instructionWB";
.port_info 10 /OUTPUT 1 "WBMemRead";
.port_info 11 /OUTPUT 1 "WBMemWrite";
.port_info 12 /OUTPUT 1 "WBMemToReg";
.port_info 13 /OUTPUT 1 "WBiRegWrite";
.port_info 14 /OUTPUT 5 "WBiWriteReg";
.port_info 15 /OUTPUT 32 "WBReadData";
.port_info 16 /OUTPUT 32 "WBAluRes";
o000001ded0ad6fa8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001ded0a8bd40_0 .net "DMAluRes", 31 0, o000001ded0ad6fa8; 0 drivers
o000001ded0ad6fd8 .functor BUFZ 1, C4<z>; HiZ drive
v000001ded0aa26a0_0 .net "DMMemRead", 0 0, o000001ded0ad6fd8; 0 drivers
o000001ded0ad7008 .functor BUFZ 1, C4<z>; HiZ drive
v000001ded0aa2740_0 .net "DMMemToReg", 0 0, o000001ded0ad7008; 0 drivers
o000001ded0ad7038 .functor BUFZ 1, C4<z>; HiZ drive
v000001ded0aa27e0_0 .net "DMMemWrite", 0 0, o000001ded0ad7038; 0 drivers
o000001ded0ad7068 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001ded0aa2880_0 .net "DMReadData", 31 0, o000001ded0ad7068; 0 drivers
o000001ded0ad7098 .functor BUFZ 1, C4<z>; HiZ drive
v000001ded0ad3d80_0 .net "DMRegWrite", 0 0, o000001ded0ad7098; 0 drivers
o000001ded0ad70c8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001ded0ad3e20_0 .net "DMWriteReg", 4 0, o000001ded0ad70c8; 0 drivers
v000001ded0ad3ec0_0 .var "WBAluRes", 31 0;
v000001ded0ad3f60_0 .var "WBMemRead", 0 0;
v000001ded0ad4000_0 .var "WBMemToReg", 0 0;
v000001ded0ad40a0_0 .var "WBMemWrite", 0 0;
v000001ded0ad4140_0 .var "WBReadData", 31 0;
v000001ded0ad41e0_0 .var "WBiRegWrite", 0 0;
v000001ded0ad4280_0 .var "WBiWriteReg", 4 0;
o000001ded0ad7248 .functor BUFZ 1, C4<z>; HiZ drive
v000001ded0ad4320_0 .net "clk", 0 0, o000001ded0ad7248; 0 drivers
o000001ded0ad7278 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001ded0ad43c0_0 .net "instructionDM", 31 0, o000001ded0ad7278; 0 drivers
v000001ded0b1ac50_0 .var "instructionWB", 31 0;
E_000001ded0a897f0 .event posedge, v000001ded0ad4320_0;
.scope S_000001ded0aa2510;
T_0 ;
%pushi/vec4 0, 0, 32;
%store/vec4 v000001ded0b1ac50_0, 0, 32;
%end;
.thread T_0;
.scope S_000001ded0aa2510;
T_1 ;
%wait E_000001ded0a897f0;
%load/vec4 v000001ded0aa26a0_0;
%assign/vec4 v000001ded0ad3f60_0, 0;
%load/vec4 v000001ded0aa27e0_0;
%assign/vec4 v000001ded0ad40a0_0, 0;
%load/vec4 v000001ded0aa2740_0;
%assign/vec4 v000001ded0ad4000_0, 0;
%load/vec4 v000001ded0ad3d80_0;
%assign/vec4 v000001ded0ad41e0_0, 0;
%load/vec4 v000001ded0ad3e20_0;
%assign/vec4 v000001ded0ad4280_0, 0;
%load/vec4 v000001ded0ad43c0_0;
%assign/vec4 v000001ded0b1ac50_0, 0;
%load/vec4 v000001ded0aa2880_0;
%assign/vec4 v000001ded0ad4140_0, 0;
%load/vec4 v000001ded0a8bd40_0;
%assign/vec4 v000001ded0ad3ec0_0, 0;
%jmp T_1;
.thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
"N/A";
"<interactive>";
"MEMWB.v";