Skip to content

Designed a basic computer that called RISCQ. RISCQ has registers, two memories, arithmetic and logic unit, control unit and bus system.

License

Notifications You must be signed in to change notification settings

ncilengir/risc-qarch

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

26 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

RISCQ

Designed a basic computer that called RISCQ. RISCQ has registers, two memories, arithmetic and logic unit, control unit and bus system.

Contents

  1. Registers
  2. Memories
  3. Common Bus System
  4. Arithmetic and Logic Unit
  5. Instruction set and micro-operations table
  6. Control Unit
  7. Combined all components
  8. Compling and Running

Registers

RISCQ has 9 registers which are Address Register, Program Counter, Input Register, Output Register, Instruction Register and 4 general purpose registers.

Register Symbol Register name Number of bits Function
AR Address Register 5 Holds address for data memory. It can be cleared with related control signal.
PC Program Counter 5 Holds address of instruction. It can be cleared and increase by one with related control signals.
IR Instruction Register 11 Holds instruction code
InpR Input Register 4 Holds input data
OutR Output Register 4 Holds output data
R0, R1, R2, R3 General Purposed Registers 4 Holds operands and other data

Memories

In RISCQ there is two memories which are instruction and data memories. Each has read enable and data inputs. Data memory has also write enable input.

  1. Instruction Memory (32x11)
  2. Data Memory (32x4)

Memories

Common Bus System

Common bus system will be responsible for data flow and provide data transfer between register and/or memories.

So after all; Memories and Registers in the BUS system looks like that;

Common Bus System

Arithmetic and Logic Unit

In ALU, arithmetic and logical operations will be held. Its block diagram like that;

Arithmetic and Logic Unit Block Diagram

The ALU supports following operations;

Arithmetic and Logic Unit

Actually the ALU configrated like that;

Arithmetic and Logic Unit

Instruction set and micro-operations table

Instruction Set

Instruction Set

Control functions and Microoperations

Instruction Set

Control Unit

Control unit processes instructions to direct the micro-operations for computer's memories, registers and arithmetic/logic unit. Control unit consists of decoders and a number of control logic gates. It should produce operation signals and time periods for fetching, decoding and executing the instructions.

Control Unit Figure;

Control Unit Figure

Instructions and Sequences Counter & Inputs

Control Unit Counters

  • Also Sequences Counter Clear

Control Unit SC

ALU Operations

Control Unit ALU OPERATIONS

BUS Load/Read

  • LOAD

Control Unit BUS LOAD OPERATIONS

  • READ

Control Unit  BUS READ  OPERATIONS

Register Operations

Control Unit  OPERATIONS

Program Counter Load Operation

Control Unit PC

Other Operations (Instructions, program counter and etc.)

Control Unit

Control Unit

Combined all components

Theoretically Figured

RISCQ

When all components combined, system looks like that;

RISCQ

Compling and Running

Sample

RISCQ Sample

RISCQ Sample 1

About

Designed a basic computer that called RISCQ. RISCQ has registers, two memories, arithmetic and logic unit, control unit and bus system.

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published