Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

[nrf fromtree] soc: arm: Remove CPU_HAS_NRF_IDAU's dependencies #1409

Merged
merged 3 commits into from
Dec 13, 2023
Merged

[nrf fromtree] soc: arm: Remove CPU_HAS_NRF_IDAU's dependencies #1409

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
3 commits
Select commit Hold shift + click to select a range
d784a1c
[nrf fromtree] soc: arm: Remove CPU_HAS_NRF_IDAU's dependencies
SebastianBoe Nov 10, 2023
b9e2be9
[nrf noup] soc: arm: nRF53: Add SPU Flash/RAM alignment
mswarowsky Dec 4, 2023
6181cdc
[nrf noup] soc: arm: nRF91: Add SPU Flash/RAM alignment
mswarowsky Dec 4, 2023
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
16 changes: 0 additions & 16 deletions soc/arm/Kconfig
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -34,28 +34,12 @@ config CPU_HAS_ARM_SAU

config CPU_HAS_NRF_IDAU
bool
depends on SOC_SERIES_NRF91X || SOC_NRF5340_CPUAPP
select CPU_HAS_TEE
help
MCU implements the nRF (vendor-specific) Security Attribution Unit.
(IDAU: "Implementation-Defined Attribution Unit", in accordance with
ARM terminology).

if CPU_HAS_NRF_IDAU
config NRF_SPU_FLASH_REGION_SIZE
hex
default 0x8000 if SOC_SERIES_NRF91X
default 0x4000 if SOC_NRF5340_CPUAPP
help
FLASH region size for the NRF_SPU peripheral

config NRF_SPU_RAM_REGION_SIZE
hex
default 0x2000 if SOC_SERIES_NRF91X || SOC_NRF5340_CPUAPP
help
RAM region size for the NRF_SPU peripheral
endif

config HAS_SWO
bool
help
Expand Down
26 changes: 26 additions & 0 deletions soc/arm/nordic_nrf/nrf53/Kconfig.soc
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -98,6 +98,32 @@ config SOC_DCDC_NRF53X_HV
help
Enable nRF53 series System on Chip High Voltage DC/DC converter.

config NRF_SPU_FLASH_REGION_SIZE
hex
default 0x4000
help
FLASH region size for the NRF_SPU peripheral

config NRF_SPU_FLASH_REGION_ALIGNMENT
hex
default 0x4000
help
FLASH regions must be aligned to this value due to SPU HW
limitations.

config NRF_SPU_RAM_REGION_SIZE
hex
default 0x2000
help
RAM region size for the NRF_SPU peripheral

config NRF_SPU_RAM_REGION_ALIGNMENT
hex
default 0x2000
help
RAM regions must be aligned to this value due to SPU HW
limitations.

config SOC_NRF_GPIO_FORWARDER_FOR_NRF5340
bool
depends on NRF_SOC_SECURE_SUPPORTED
Expand Down
28 changes: 28 additions & 0 deletions soc/arm/nordic_nrf/nrf91/Kconfig.series
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -19,3 +19,31 @@ config SOC_SERIES_NRF91X
select HAS_POWEROFF
help
Enable support for NRF91 MCU series

if SOC_SERIES_NRF91X
config NRF_SPU_FLASH_REGION_SIZE
hex
default 0x8000
help
FLASH region size for the NRF_SPU peripheral

config NRF_SPU_FLASH_REGION_ALIGNMENT
hex
default 0x8000
help
FLASH regions must be aligned to this value due to SPU HW
limitations.

config NRF_SPU_RAM_REGION_SIZE
hex
default 0x2000
help
RAM region size for the NRF_SPU peripheral

config NRF_SPU_RAM_REGION_ALIGNMENT
hex
default 0x2000
help
RAM regions must be aligned to this value due to SPU HW
limitations.
endif